本论文是基于“元模型”的软件开发，是DSL建模语言的研究与实践，历时3个月，先后研究了“家族图谱”，“电子手表”的领域建模，通过编辑生成器，自动从模型生成最终可执行代码。即实现了普通人都可以编写软件的目的。本论文对于 软件建模 相关人员 具有前瞻性和方向性。-This paper is based on " meta model" of software development, and DSL modeling language research and practice,

VDSL2 CPE Chipset Conexant’s AccelityTM customer premises equipment (CPE) chipset offers full-rate, very high speed DSL (VDSL) and VDSL2 performance for asynchronous transfer mode (ATM) and packet-based client-side terminals. Accelity VDSL

digsilent资料整理，比较齐全，用于dsl模块的搭建-the digsilent data compilation, relatively complete for dsl module structures

Digsilent Simulation Language (DSL) ebook, useful for anyone who wants to learn Digsilent Power Factory