搜索资源列表
16-road-ADC-write-conversion-channel
- 在vs 2010环境下用C++编写的16位ADC转换界面图（上位机）-In vs 2010 environment written in c++ 16 ADC conversion interface diagram (upper machine
CPU-with-VHDL-16-32
- 在quartus中运行的32位指令集的16位CPU程序，模块化设计，包括MBR, BR, MR, ACC, MAR, PC, IR, CU, ROM, RAM, ALU等模块-In the the quartus run 32 16-bit CPU instruction set procedures, modular design, including the MBR, BR, MR, the ACC, the MAR, the PC, the IR CU, the ROM, RAM, ALU
CRC32-16
- 输入16进制字符串即可进行CRC的16位校验和32位检验，已测试-Hexadecimal string to the CRC 16 checksum 32 test has been tested
16-parallel-multiplier
- 简单16位并行乘法器的Verilog程序-16 parallel multiplier Verilog program
16-bit-CPU
- 单周期16位CPU的设计,我们的计算机组成原理课设，可以实现R型、I型和J型指令，内有报告和指导书-Single-cycle 16-bit CPU design, our Principles of Computer Organization class set, you can achieve R-type, type I, and J-type instructions, reports and instructions
16.SCI
- TMS320F28335两个外部引脚：SCIRXD，SCI接收数据引脚；SCITXD，SCI发送数据引脚；2）通过对一个16位波特率选择寄存器的编程，可以得到64K不同的波特率；3）传输数据格式：一个起始位；1~8位编程数据长度；可供选择的偶/奇/非校验位；一个或两个结束位 -TMS320F28335 control sci rx and tx .
16-bit-timer
- 16位16定时器初始化方法和具体应用，在定时计数的基础上添加捕获功能的应用-at16 16 timer initialization method and specific applications,
16-leading-adder-Verilog-program
- 这是一个16位超前进位加法器的Verilog程序。-This is a 16 bit leading adder verilog program.
16
- 16位加法器，包括带符号的和不带符号的两种。基于vhdl编写。-16bit muntiplyer
12-bit-or-16-bit-ADC-MK60
- mk60单片机12位和16位AD程序，有助于大家对AD转换模块的了解。-The mk60 microcontroller 12 and 16 AD program, contribute to the understanding of the AD converter module.
16-bit-parallel-mult
- 16位并行乘法器， 由四个4位乘法器组成-16-bit parallel multiplier, consisting of four four multipliers
adding_device-for-16
- 用于两个16位数据的加法，产生一位进位，然后输出-adding device
16-wei-ding-shi-qi-
- STC12 的16位定时器，可参考程序的各种寄存器设置来学习如何使用-STC12 16-bit timer, an upgraded version of the chip is 51
16-CISC-CPU-design
- 16位精简指令集的CPU设计，有完整的步骤和原程序可供学习-16-bit RISC CPU design, complete steps and the original program for learning
16-bit-binary-full-adder
- 16位二进制全加器，带最高位的进位，主要用QUARTUS仿真工具实现-16-bit binary full adder
2.0-16
- OTM2201A_hsd2.0-16 16位并口程序-OTM2201A_hsd2.0-16 16-bit parallel program
CRC-16
- 循环冗余校验16位的，c语言编程环境，能够正常运行，程序详细注释-16 bit cyclic redundancy check, C language programming environment, normal operation, procedures detailed notes
original-1-by-16-bit-multiplier
- 原码一位乘16位乘法器 用VerilogHDL语言实现-Original code A by 16-bit multiplier VerilogHDL language used to achieve
Sunplus-16-bit
- 凌阳16位单片机C语言程序设计 ppt讲解 pdf书籍-Sunplus 16-bit microcontroller C language program design
16-bit-crc16
- 16位并行输入输入的CRC16,已验证无错误-16-bit parallel data input crc16, algorithm logic has been verified