搜索资源列表
FX2-Slave-FIFO
- 最常用的USB数据采集系统 CY7C68013 SLAVE FIFO 模式 不需要修改,已验证过-The most common USB data acquisition system CY7C68013 SLAVE FIFO mode does not change, has been verified
FIFO
- 运用Verilog 语言对FPGA实现同步的FIFO的数据缓存和传输功能。-FPGA Verilog language used to synchronize the FIFO data buffer and transmission functions.
Asynchronous-FIFO-design
- 异步FIFO是一种先进先出的电路,在异步电路中,由于时钟之间周期和相位完全独立,因而数据丢失概率不为零。如何设计一个高可靠性、高速异步的FIFO是一个难点,本代码介绍了一种解决方法。-Asynchronous FIFO is a kind of advanced first out circuit, in asynchronous circuit, as the clock cycle and phase between full independence, thus data loss pro
fifo-VerilogHDL
- 利用VerilogHDL语言编写的同步FIFO,异步FIFO的编写及其注释-VerilogHDL language using synchronous FIFO, asynchronous FIFO, write and comment
cy7c68013-Slave-FIFO
- cy7c68013 slave fifo fw
fifo
- verilog实现fifo,ise中仿真,chipscope调试-verilog achieve fifo, ise in the simulation, chipscope debugging
FIFO
- 基于fpga的fifo的设计与实现,好东西,希望大家喜欢-Fpga-based design and implementation of fifo, good things, hope you like
FIFO-LRU-OPT-Clock
- 页面置换算法,FIFO,LRU,OPT,NUR。-Page replacement algorithm
fifo
- Verilog HDL实现复杂逻辑设计FIFO-Verilog HDL to achieve FIFO
fifo
- 详细介绍了fifo深度计算的方法,fifo深度的计算是面试中常被问到的问题!-Fifo depth details of the method of calculation, fifo depth calculation is frequently asked interview questions!
quartusII-FIFO
- 教你如何用QuartusII软件设计FIFO-us QuartusII design FIFO
fifo—VHDL
- good use of fifo first in first out
FIFO单时钟经典设计
- FIFO最经典的单时钟设计,代码简洁,可以很快的移植
Fifo c code for MCU
- Generic c code for Fifo, meant for embedded development.
CY7C68013 Slave FIFO
- CY7C68013 Slave FIFO
FIFO Design
- 异步fifo设计经典文章,可作为异步fifo设计基础导读(Asynchronous FIFO design classic article, can be used as the basis for asynchronous FIFO Design Guide)
fifo
- 一个简单的FIFO实现,基于STM32的UART+DMA方式。(A simple FIFO implementation, based on the STM32 UART+DMA approach.)
fifo
- 异步FIFO 输入: 16bit 输出:16bit 深度:256(Asynchronous FIFO Input: 16bit Output: 16bit Depth: 256)
FIFO
- 用verilog语言的实现FIFO存储器,以先进先出的方式处理数据(The FIFO memory is implemented in Verilog language, and data is processed in FIFO)
Synchronous FIFO
- 用16*8 RAM实现一个同步先进先出(FIFO)队列设计。由写使能端控制该数据流的写入FIFO,并由读使能控制FIFO中数据的读出。写入和读出的操作由时钟的上升沿触发。当FIFO的数据满和空的时候分别设置相应的高电平加以指示(mplementation of a synchronous first in first out (FIFO) queue design with 16*8 RAM. A write FIFO that controls the data stream by writi