搜索资源列表
layout
- 三星s3c44b0x的公版电路原理图、PCB图，PCB图可以用protel99打开。-Samsung S3C44B0X public version of the circuit schematics, PCB diagram, PCB plans can be used to open protel99.
Cadence_layout
- 使用Cadence布局布线常见问题详解.pdf-Cadence layout
layout
- linux窗口程序设计一书的第二章代码－布局管理,希望对大家有用-linux windows designed-layout
TopSilkscreenOverlay300
- top layout pcb for inverter
VSC8601-ES-r10-VPPD-01382
- It contains.. FBVI30-gerb, 8601-41_EVB its manual and layout
layout11
- Layout Plus 培 训 教 材 -OrCad Layout Plus
S3C6410X_Type_Circuit_Design_Guide_rev1.00
- S3C6410 線路設計時一定要參考的文件,尤其是DDR Layout guide一定要看.以免開發出的板子不能動.-S3C6410 circuit design must read this documents, especially DDR Layout guide. To avoid your board can not run in high speed.
PCB_check_list
- PCB LAYOUT 检验清单！感谢WWW.LCDHOME.NET网站会员分享-PCB LAYOUT inspection list! Members share appreciation WWW.LCDHOME.NET website
layout_plus
- this document is related to the orcad layout plus. this document is useful in understanding and starting the orcad pcb design tool layout plus.
10M_Fiber_Optic_Transceivers
- 10M光纤收发器的详细设计方案，该方案使用了ML4664芯片，内有详细的原理图和PCB布局图，该设计经过了严格测试，现已量产-10M Fiber Optic Transceivers detailed design program, which used the ML4664 chip, there is a detailed schematic and PCB layout, the design has been rigorously tested, is now in volume pro
LayoutGuide_RTL8100C_v1.0
- REALTEK公司RTL8110C网卡芯片的PCB layout参考设计，非常详尽的说明网卡类芯片的布局和设计原则和方法-RTL8100C ETHERNET CHIP layout guide, detailed process solutions for ethernet card design
LAYOUT
- 版图讲座的材料，很有用的，从基本的门电路开始，有各种逻辑单元-The territory of the seminar material, very useful, from the beginning of a basic gate, there are a variety of logic cells
Layout1
- layout上课材料，台湾资料，很现实，很使用的，介绍当今layout的具体现状的资料。-layout class materials, Taiwan' s information, it is a reality, it is used on the specific status of the current layout information.
245
- Layout 走线策略-Layout strategy alignment
layout
- java layout implementation
cadence162
- pcb layout-pcb
gcl.src.tar
- BOI version of Steiner tree construction, practical and popular for manhattan VLSI routing, generate a Steiner minimum tree for given set of terminals in a layout plane-BOI version of Steiner tree construction, practical and popular for manhattan VLS
buf_tree_pol.tar
- Construct buffered routing tree for VLSI interconnects in a Manhanttan layout plane for a given set of terminals, guarantee polarity of the terminals agree with each other
Lab1_layout3
- A schematic of invertor, and layout using MyCAD. All files include.
layout
- layout of a uni-body