搜索资源列表
booth
- -- Booth Multiplier -- This file contains all the entity-architectures for a complete -- k-bit x k-bit Booth multiplier. -- the design makes use of the new shift operators available in the VHDL-93 std -- this design passes the Synplify
synplify862crack
- 如题，synplify8.62的破解，很好用，比较新的synplify版本。
syn81_crk_new
- synplify 8.1 pro 的最新破解文件
synplify
- 是一个相当好的程序软件，仅供参考，好东西大家一起享用
Synplify8.62crack.rar
- synplify 8.62 crack file,可以用，试过了，非常好,crack of synplify 8.62
SynplifyPro_QuartusII_Ver5_v4_1
- synplify 与quartus 进行FPGA综合设计文档-Synplify and Quartus FPGA integrated design documents for
data
- 综合工具synplify的使用资料,非常有用，我正在使用-data of Synplify
mc8051_top
- 利用synplify8.1综合的8051IPcore电路图，可用synplify打开查看电路-8051 RTL Schematic
Synplicity_Synplify_Pro_v7.0
- synplify pro v7.0 keygen
verilogSerialcommunication
- FPGA实现RS-232串口收发的仿真过程（Quartus+Synplify+ModelSim）-On the RS-232 online asynchronous transceiver introduced a lot, recently there groping to do with the ModelSim timing simulation, combined with the online reference and their own thinking, do this thin
Example-s5-1
- “\Example-s5-1\des” 目录下为设计工程，其设计输入采用Synplify预先编译好的.vqm网表 “\Example-s5-1\source”目录下为设计的源代码，这里只给出了Verilog语言实例，仅供读者参考 “\Example-s5-1\source \area_opt”目录下为面积优化的代码 “\Example-s5-1\source \perf_opt”目录下为性能优化的代码 “\Examp