搜索资源列表
预置分频器
- FPGA预置分频器，实现各分频功能。。。。。。。。(FPGA preset divider)
verilog四则运算器
- verilog四则运算，包括加法器、乘法器、除法器，不过都是拾人牙慧，整理一下，供新手参考。(Verilog four operations, including the adder, multiplier and divider, but are written, tidy, for novice reference.)
LAB #8
- 1. 請完成一個1HZ除頻器 2. 請完成一個計數器 3. 在依據需求完成計數解碼 4. 組成一個紅綠燈 (綠燈5秒, 黃燈隔秒閃爍4秒, 紅燈3秒 )(Traffic lights 1. please complete a 1HZ divider 2. please complete a counter 3. to complete counting decode according to the requirements 4. a red and green light (5
project code5
- 数控分频器的verilog代码在eda上实现(verilog for numerical control divider)
vhdl_time
- it is a clk divider
view_large_pics_41280779937
- 2014年4月14日 - 波导缝隙阵带宽总结_机械/仪表_工程科技_专业资料。波导缝隙阵带宽总结一, 改善...功分器如图2所示 图2 波导功分器示意图 应用传统方法设计计算波导尺.(April 14, 2014 - slot array _ / instrument _ bandwidth summary mechanical engineering technology _ professional information. The width of the waveguide slot a
ywtzyqw04
- 用vc写的文件分割器,Use vc to write the file divider()
divider fpga4student
- 46bit devider with verilog language
ise
- 在ise软件上，用VHDL语言，设计的数字跑表，可以两位计数，含分频器，计数器(In the ISE software, using VHDL language digital stopwatch design, can two counts, including frequency divider, counter)
plj
- 使用vhdl语言原件例化设计数字频率计，并用6位7段数码管计数。模块包括：十进制计数器，6位10进制计数器，Reg24 锁存器、Fp 分频器、Ctrl 频率控制器、Disp 动态显示。(The digital frequency meter is designed by using VHDL language as an example and counted by 6-bit 7-segment digital tube. Modules include: decimal counter, 6
全能抽奖软件下载 v7.0.2.5 绿色免费版
- 东方的说法更好地发挥更大方风格化东方红的分隔号的分隔号(The Oriental view gives better play to the more generous style of the divider of Oriental Red)