搜索资源列表
-
0下载：
编译原理的实验，课后实验题，关于自动机的，可以判断是否为确定的又穷状态机-Compilation Principle of experiments, after-school test questions, on the automatic machine, you can determine whether another finite state machine to determine
-
-
0下载：
编译原理课程中通过有限状态机模型实现判定输入字符串是否为实数的源程序。-In compiler construction courses，use the finite state machine to implement to determine whether the input string is the real number.
-
-
0下载：
How to infer a finite state machine for fpga altera xilinx
-
-
0下载：
基于FPGA有限状态机的数据采集系统，实现对高速AD转换的控制。-FPGA-based finite state machine of the data acquisition system for high-speed AD conversion control.
-
-
0下载：
1）能完成开锁功能
2）能实现设置密码的功能
3）用有限状态机的方法编程
4) 作业提交时间：在第14周周日前提交-1) to complete the unlock function 2) set a password to achieve the functions of 3) by the method of finite state machine programming 4) submitted the operating time: 14 weeks in the fir
-
-
0下载：
高效的有限状态机，代码形式给给出
主要是我的一些学习资料-Efficient finite state machine, code form is mainly to give some of my learning materials
-
-
0下载：
Win32汇编的课程设计，一个仿xp计算器的程序。
主要是熟悉windows编程，有限状态机的设计。-Win32 compilation of curriculum design, an imitation xp calculator program. Are mainly familiar with windows programming, finite state machine design.
-
-
0下载：
该程序为实现一个有限状态机。
CallbackFuncManager.cpp 回调函数
StatesMachineApp.h 有限状态机-The program for the realization of a finite state machine. CallbackFuncManager.cpp callback function StatesMachineApp.h finite state machine
-
-
0下载：
状态机的使用对于大家来是很关键，这是个有限状态机的使用的例子，方便大家学习。-The use of state machines is critical for us to, this is the use of finite state machine example so as to facilitate learning.
-
-
0下载：
洗衣机的VHDL实现，实现有限状态机的控制-VHDL washing machine implementation, the control of the Finite State Machine
-
-
0下载：
finite state machine writing in VHDL using proteus software.
-
-
0下载：
自动售货机控制系统VHDL有限状态机实现
利用VHDL可以避免繁琐的过程，直接利用状态转换图进行状态机的描述-Automatic vending machine control system VHDL finite state machine implementation
To avoid the tedious process of VHDL, the direct use of the descr iption of the state transition diagram for
-
-
0下载：
Verilog三段式状态机.pdf
Verilog时序电路及状态机设计.ppt
Verilog有限状态机设计.ppt
状态机.ppt
用状态机原理进行软件设计.pdf
有限状态机.pdf
有限状态机.ppt
状态机原理及用法.pdf
对状态机初学者有帮助。
-Verilog three-state machine the pdf Verilog Sequential Circuits and the state machine design. Ppt Veri
-
-
0下载：
用Verilog语言编写带有特定序列的检测功能-Verilog language with a specific sequence detection function
-
-
0下载：
用有限状态机实现16位可逆计数器，有使能位，可以异步清零-16 reversible counter finite state machine, the enable bit asynchronous clear
-
-
0下载：
这里一个有限状态机的例子，适合学习用，里面有三个程序，都是不同的程序，也有一个Common的文件，在VC++平如下运行时要导入这个文件，否刚系统编译找不到头文件而报-Here a finite state machine of example, suitable for learning to use, inside there are three procedures are different procedures, but also have a Common s file, VC++ l
-
-
0下载：
Finite State Machine Datapath Design Optimization and Implementation
-
-
1下载：
输入状态表实现有穷状态自动机的具体实现过程代码-Input status table to achieve a finite state machine implementation procedure code
-
-
0下载：
This program can determin very accurately the nature of the user input,
it detects whether it is an integer, a float, a number in scientific notation
or simply an invalid input. To be capable of doing this the program uses a simple FSM
(Fini
-
-
0下载：
material regarding finite state machine
-
