搜索资源列表
2
- Improved modeling of sigma-delta modulator non-idealities in Simulink
Verilog-Code
- Verilog source code by James Patchell: - Delta Sigma Modulator for doing Digital->Analog Conversion - Aquad-bquad phase detector - Uart Reciever - Uart Transmitter - One shot
testSNRfinal
- 计算sigma-delta调制器输出码流的信噪比。-calculate the ratio of signal to noise of sigma-delta modulator.
dac_sigma_delta
- verilog code for a 2nd order sigma delta modulator
Matlab_SDtoolbox
- This toolbox includes a complete set of blocks implemented in the Simulink environment, which allows designers to perform time-domain behavioral simulations of switched-capacitor sigma-delta modulators. The proposed set of blocks takes into acco
homework1
- 这个是通信系统与仿真作业，题目：已知输入信号为x(t)=sin(2*pi*50t)+0.5sin(2*pi*150t ),增量调制器的采样间隔为1ms，量化阶距delta=0.4，单位延迟器初始值为0。试用数据流和时间流两种方法建立仿真模型并求出前20个采样点时刻上的编码输出序列以及解码样值波形。 -This is a communication system simulation operation, Title: known input signal x (t) = sin (2* p
dac_path
- Model DAC in Matlab. The structure of the sigma-delta modulator. Implemented in the chip.
Delta_Sigma_Testbench
- 这是一个基于Simulink的Sigma Delta调制测试平台。利用了Richard Schriers Sigma Delta工具箱以及Simulink模型。-A MATLAB+ SIMULINK test bench to simulate and analyse Sigma Delta modulators. Matlab scr ipt utilises Richard Schriers Sigma Delta Toolbox and Simulink models receives m
eachpart
- Simulink delta sigma modulator- each stage output
firstorder
- delta sigma modulator-first order