互连线的延时仿真。为了有效地解决困扰现场可编程门阵列发展的功耗延时积问题,采用集成电路互连的分段式结构和低压摆电路-Interconnect delay simulation. In order to effectively solve the problems of field programmable gate array power delay product development issues, the use of integrated circuit interconnect st