sigma delta verilog code and testbench for you to do simulation

This is USB zip file which has a master and slave configuration. there are different modes inwhich it can work. There is testbench module as well which helps in identifying whether design is working correctly or not.