SPI Master Core HDL: VHDL 93 Compatibility: all FPGAs, CPLDs parameterization: - variable data width - Phase/polarity configurable - selectable buffer depth - serial clock devision due to system clock package usage: IEEE

VHDL ALTERA CYCLONE 超声波模块控制代码-VHDL ALTERA CYCLONE