搜索资源列表
chao
- 利用有限状态机实现一般时序逻辑分析的方法； 进掌握用Verilog编写的有限状态机的标准模板-Finite state machine to achieve general sequential logic analysis method into the grasp of finite state machines using Verilog standard template
SCHK
- 由两个主控进程构成的相同功能的符号化Moore型有限状态机-Constituted by two master processes the same function symbol Moore finite state machine
VHDL-
- VHDL语言 有限状态机交通灯的设计 分频器模块的设计-Finite state machine design language VHDL design of traffic lights divider module
Finite-state-machine-design-part
- VHDL语言 有限状态机交通灯的设计 有限状态机设计部分-VHDL language finite state machine design of traffic lights finite state machine design part
FSM
- 这是用 vhdl所实现的有限状态机的代码，是学VHDL的基本-this is the VHDL for finite state machine.
fsm1
- 用verilog实现有限状态机，是摩尔型的，有详细代码-Finite state machines using verilog to achieve, is the molar type, a detailed Code