搜索资源列表
-
0下载:
synopsis的有限状态机编码方法的文档。
针对synopsis的综合环境,根据其综合工具的特点说明安全可靠、速度适合的FSM编码风格。
FSM coding style under synopsis. Used for verilog or vhdl designer. Good study data for ASIC newhand.-synopsis of the finite state machine coding documents. Synopsis for the in
-
-
0下载:
verilog state machine coding style
-
-
0下载:
Implementation of a Finite State Machine in Verilog !
-
-
0下载:
用verilog实现三十二位浮点数算法,通过状态机的方法实现。-32 floating-point implementation using verilog algorithm, the method adopted by the state machine implementation.
-
-
0下载:
以Lattice 器伴为例,描述如何在Verilog中指定管脚属饪功能(OE,RESET,IO CELL寄存器,双向IO,Latch IO,管脚Pin number, synthesis属性,输出电气规格...),状态机的使用,及其它Verilog进阶功能-With Lattice devices for example, it describes how to specify the pin function in Verilog (OE, RESET, IO CELL register, b
-
-
0下载:
Verilog语言实现状态机的设计,实现的状态机总共有三种,均给出了具体的实现方案-Design and implementation of the state machine of the Verilog language, the state machine to achieve a total of three, were given a concrete implementation scheme
-
-
0下载:
基于FPGA的洗衣机控制器 verilog语言 实现注水 脱水,正反转反复控制 状态机-FPGA-based controller verilog language washer water dehydration, reversing repeated control state machine
-
-
0下载:
Verilog implementation of a Finite state machine. Part1 of lab 7 altera de2115 lab. -Verilog implementation of a Finite state machine. Part1 of lab 7 altera de2115 lab.
-
-
0下载:
千兆网学习代码 ISE,状态机实现数据打包,基于PHY芯片实现数据传输(ethernet communication sample with verilog,state machine)
-