搜索资源列表
DigitalssStopwatch
- 本秒表计时器用于体育竞赛及各种要求有较精确时的各领域。此计时器是用一块专用的芯片，用VHDL语言描述的。它除开关、时钟和显示功能以外，它还包括1/100s计时器所有的控制和定时功能，其体积小，携带方便。-the stopwatch timer for the various sports competitions and requires more accurate at the various fields. This timer is a dedicated chip, using the
dice-game
- dice game in vhdl program, perform in hex and control by switch in kit FPGA alterna De1
atmel
- brushless dc motors,sensorless control,three phase four switch inverter using field programmable gate array vhdl
vhdl
- library ieee use ieee.std_logic_1164.all entity decoder is port (clk:in std_logic clr:in std_logic data_in:in std_logic --待解码信元输入端； data_out:out std_logic) --解码信元输出端； end decoder architecture behave of decoder is component dff2
VHDLtime
- 实现秒表设计，实现秒、百分秒之间的相互切换，初级VHDL代码-Realize stopwatch design, implementation seconds, percentage of seconds to switch between each other, the primary VHDL code