搜索资源列表
1-1
- 单片机数字时钟的程序，采用中断方式可以设置时间，实现小时分钟秒钟的拆分，可以手动设置时间-SCM digital clock program, the interrupt mode can set time, realize the hours of split second minutes, can be manually
GPS-Clock-Design
- 基于GPS的数字时钟设计与仿真，本科毕业论文，包含完整的设计方案-Design and Simulation of GPS-based digital clock
SerDes
- 12．5 Gb／s半速率时钟数据恢复电路(CDR)的 设计及6．25Gb／s SerDes接收芯片的系统集成，设计工艺均为TSMC 0．189in CMOS工艺。-aspects：Design of Half-rate 1 2．5 Gb／s Clock Data Recovery (CDR)and Integration of 6．25Gb／s SerDes receiver．Both are realized in TSMC 0．1 89m CMOS process．
four-channals-3.125G-SERDES
- 介绍SERDES接口中频率合成器和时钟恢复电路的设计-The first key issue is frequency synthesizer and clock recovery circuit design．
PQS-882(20111013)
- PQS-882 系列电能质量在线监测装置在时钟同步、事件标记功能，以及各电能质量指标参数测 量方法的标准化和指标参数的测量精度等各个方面均达到了 IEC61000-4-30 A级标准。 -PQS- 882 series power quality on-line monitoring device in the clock synchronization, event marking function, and the power quality parameters Quantity