Provides clock implementations for three different types of clock devices on the Axxia device: PLL clock, a clock divider and a clock mux.