搜索资源列表
32Bitaludesign
- Design of simple 32 bit alu for SPARTAN 3 paltform
ALU
- Implementation of an ALU that supports sum/sub mul and div
ALU.vhd
- Desarrollo de la Unidad Légica Aritmética (ALU) en VHDL
VHDLcodes
- Behavioral descr iption of ALU, RAM MODULE, ROM MODULE, DIVIDE BY N COUNTER, GENERIC DIVIDER 2n+1, GCD CALCULATOR, GCD FSM CODE, JK FLIP FLOP in VHDL . These are fully synthesized codes with optimization.- Behavioral descr iption of ALU, RAM MODULE,
ALU-ex1
- 计算机中执行各种算术和逻辑运算操作的部件。运算器的基本操作包括加、减、乘、除四则运算，与、或、非、异或等逻辑操作，以及移位、比较和传送等操作，亦称算术逻辑部件（ALU）。计算机运行时，运算器的操作和操作种类由控制器决定。运算器处理的数据来自存储器；处理后的结果数据通常送回存储器，或暂时寄存在运算器中。 -alu code
ALU
- 算术逻辑部件的verilog代码，它能够实现半加器、全加器、比较、按位与、按位或、按位异或、加一、减一的操作-Arithmetic logic unit of the verilog code, it can achieve half adder, full adder, compare, bitwise and, bitwise or, bitwise xor, plus one, minus one operation
Alu
- 4位ALU逻辑运算器，用VHDL语言编写-4-bit ALU process using VHDL
alu
- mcu，risc cpu Verilog源代码-mcu，risc cpu Verilog
ALU
- 实现加减乘除与或非和大小比较功能的ALU模块-Math and the non-realization of more functions and size of the module ALU
cpu
- 设计以及基本的CPU，至少包括四个基本单元，控制单元，内部寄存器，ALU和指令集-The purpose of this project is to design a simple CPU (Central Processing Unit). This CPU has basic instruction set, and we will utilize its instruction set to generate a very simple program to verify its perf
alu
- arithmetical-logic unit design in Verilog
alu
- ALU运算器实现基本算术运算+,-,*,/和逻辑运算-ALU with the basic math function and logic function
ALU
- David pattern 的ALU模型编码-David pattern in the ALU model code
74181ALU
- alu功能。实现计算机的数字运算。运用的是74181芯片-alu function. The number of computer-based operations. Use the 74181 chip. .
ALU
- 一个全的alu， 可以学些东西，对初学者有用-alu, can learn some things, useful for beginners
Designs
- design files in verilog, alu, array mult, carry shift etc.
alu
- 实现16-bits alu功能，其中包含按位逻辑运算，加减等运算。
ALU
- VHDL code for 3 bit ALU
alu
- 实现五位加法器功能，还有ALU的程序模块！同时有四位全加器的功能模块！-Adder to achieve five functions, as well as program modules ALU! At the same time there are four full-adder modules!
alu
- 运算器实现，运用Veriolog语言，编程实现，无错误，顺利编译，可执行，仿真图正确~-ALU implementation, the use of Veriolog language, programming, error-free, smooth build, executable, simulation plan correctly ~