搜索资源列表
52_divider
- 多倍(次)分频器 请注意: 本例的各个源描述的编译顺序应该是: 52_divider.vhd 52_divider_stim.vhd-Times (times) divider Please note: This case is described in various sources to compile the order should be: 52_divider.vhd 52_divider_stim.vhd
verilogfenpinqi
- verilog分频器代码 分为偶数倍分频和奇数倍分频两个verilog源文件 附带一个说明文档-divider verilog code for multiple sub-divided into even and odd frequency divider several times with a two verilog source files documentation
divfre
- 用systemc语言设计一个分频器,并采用仿真工具仿真验证-Systemc language design with a divider
signal_output
- 本文件是可以直接使用下载到FPGA里面使用,里面包含时钟分频电路,串并转换和并串转换电路,多通道信号加权的乘加电路等。-The document may download to FPGA chip to complete the clock divider,serial-to-parallel,parallel-to-serial,and multiple-add circuit for multiple channels weight calculation
m_divider_int
- 14bit pipeline 除法器,在Xilinx V5上可以跑到100M,输出延时3cycles-14bit 100M pipeling divider
clkdivider3
- It is a very simple clock divider whereby it uses only 8 logic elements. Besides, it also contain the vector waveform simulation file-It is a very simple clock divider whereby it uses only 8 logic elements. Besides, it also contain the vector wavefo
clock
- 一个可调时间的时钟,包括分频器,时分秒显示,数码管驱动-An adjustable time clock, including the divider, when minutes and seconds display, the digital control-driven
clock
- verilog HDL 编写的时钟分频器-prepared by the clock divider verilog HDL
sp
- 分频和串并变换在一个process中,可以运行-Divider and series, and transform in a process, you can run the
clock_divider_lab
- Clock divider lab uusing xilinx tools, and simulator like modelsim
dianziqin
- 这个程序是利用Quartus II编写的利用数控分频器设计硬件电子琴,主系统由3个模块组成,顶层设计文件内部有三个功能模块:SPEAKER.VHD 和TONE.VHD和NoteTabs.vhd。模块TONE是音阶发生器,模块SPEAKER中的主要电路是一个数控分频器,NOTETABS模块用于产生节拍控制和音阶选择信号。-This program is the use of Quartus II design prepared by the use of CNC divider hardware
fenpinqi
- 经典的分频器程序设计,分辨对偶数倍分频和奇数倍分频进行了EDA的程序编写,通过这两个程序,可写出所有的分频器设计-Classic divider programming, identify multiple points on the dual-frequency and odd multiples of the sub-frequency EDA programming carried out by these two programs can be designed to write all
Frequencydivider
- A frequency divider is an electronic circuit that takes an input signal with a frequency, fin, and generates an output signal with a frequency:
division1
- 基于vhdl/verilog的18位除法器程序。已经过仿真和综合。-Based on vhdl/verilog program for 18-bit divider. Has been simulation and synthesis.
div2
- 分频器(不同分频系数,不同占空比的分频器设计)-Divider
clk_div
- Thia is VHDL code for clock divider
div_8
- 八位除法器 VHDL实现 八位除法器 VHDL实现-8-Bit divider 8-Bit divider 8-Bit divider
jiaotongxinhaodengkongzhiqidesheji
- 本论文主要介绍了红、绿、黄三色交通信号灯较简单的数字逻辑控制电路设计及其原理。本设计方案由定时器、分频器、扭环形计数器、十进制减法器及七段显示译码器实现交通灯红、黄、绿三色的自动切换,在切换灯光颜色的同时进行时间定时状态的切换,使整个交通灯系统得以按照事先设定的定时时间顺利运转。-This paper focuses on the red, green, yellow three-color traffic signal control of the relatively simple digi
Chapter1-5
- 第一章到第五章的代码 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例
Chapter11-13
- 第十一章到第十三章的代码 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个