搜索资源列表
uartfifo
- 一个基于verilog的fifo的例子,由数据产生模块产生数据传到fifo中,然后同过发送模块将数据发到上位机上。-One based on the fifo verilog example, by the data generation module generates data to the fifo, and then sent over the same module sends data to the host computer.
FIFO
- 基于FPGA的8位fifo 1s发送10个8位数据,采用的是verilog 编程语言,入门,方便各位学习-Eight fifo based on FPGA 1 s sent 10 8 bits of data, USES is verilog programming language, introduction, convenient for you to learn
FIFO
- sample verilog FIFO design
FIFO
- This a simple example of FIFO(first in and first out) module written in verilog code-This is a simple example of FIFO (first in and first out) module written in verilog code
uart_fifo
- 带fifo的串口通信verilog设计,该设计为学习uart所用,完成PC端发送至fpga后fpga原数据返回,支持长字符串。-Serial communication with fifo verilog design, which is used to learn uart complete PC sends data back to the original post fpga fpga, support long strings.
t4_fifo
- FIFO的verilog与VHDL的实现,并与FIFO的IP核做对比,为了方便大家学习,每个文件均附有测试脚本文件,希望对大家有用。-The FIFO verilog and VHDL implementation with FIFO IP core to do comparison, in order to facilitate learning, each file with a test scr ipt file, we want to be useful.
fifo
- 异步FIFO实现 verilog代码,利用格雷码消除亚稳态-Asynchronous FIFO realize verilog code, Gray code to eliminate the use of metastable
FIFO
- FIFO,先进先出缓冲器,verilog源代码,包括测试代码。-FIFO, FIFO buffer, verilog source code, including test code.
FIFO--verilog
- 同步jk触发器 实现10进制 简单易懂-jk
SLAVE-FIFO-16BITS
- CY7C68013a的slavefifo的固件源代码,keil编写,以及使用FPGA向EP6端点写数据的verilog源代码,没有错误,可以编译成功!-CY7C68013a of slavefifo firmware source code, keil prepared using FPGA and write data to the endpoint EP6 verilog source code, no errors, you can compile successfully!
UART_RX
- 这是借鉴别人的带有FIFO的Verilog代码分享给大家,共同学习-This is learn from others with FIFO Verilog code for everyone to share, learn together
FIFO
- 利用verilog写的异步FIFO的一种写法-Using a written verilog write asynchronous FIFO
fifo
- 基于Verilog的fifo源码,经验证,有效,实用-very good
FIFO
- Nios ii fifo,用于MCU通过nios ii进行fifo通信,verilog格式.-Nios ii fifo, for MCU FIFO communication, through the Nios II Verilog format.
sync_FIFO
- asynchronous fifo verilog code
Synchronous-FIFO-
- 一个用verilog实现的同步fifo设计,压缩包里有word介绍设计中各信号的作用-Achieve a synchronous fifo with verilog design, compression bag has the role of word describes the design of the signals
fifo
- 深度256的异步fifo 使用verilog语言编写的,能够实现简单的读写,存储功能!-256 the depth of asynchronous FIFO
fifo
- FIFO源码以及测试文件基于ISE14,Verilog语言编写,全部工程。-FIFO based on source code and test files ISE14, Verilog language, the whole works.
Syn_FIFO
- 异步FIFO verilog fifo代码-Asynchronous FIFO verilog fifo Code
async_fifo
- 异步FIFO verilog 代码 复位到空,读侧以及写侧复位均可以使两侧同时复位,且基本同时放开。-ayschronized FIFO verilog code