文件名称:spi_latest.tar
介绍说明－－下载内容来自于网络，使用问题请自行百度
spi总线控制器的程序，实现了同步串行接口的输出-On the spi serial bus interface programming, synchronous transfer
相关搜索： spi
(系统自动生成,下载前可以参看下载内容)
下载文件列表
./trunk/
./trunk/bench/
./trunk/bench/verilog/
./trunk/bench/verilog/wb_master_model.v
./trunk/bench/verilog/tb_spi_top.v
./trunk/bench/verilog/spi_slave_model.v
./trunk/rtl/
./trunk/rtl/verilog/
./trunk/rtl/verilog/timescale.v
./trunk/rtl/verilog/spi_top.v
./trunk/rtl/verilog/spi_defines.v
./trunk/rtl/verilog/spi_clgen.v
./trunk/rtl/verilog/spi_shift.v
./trunk/sim/
./trunk/sim/rtl_sim/
./trunk/sim/rtl_sim/run/
./trunk/sim/rtl_sim/run/rtl.fl
./trunk/sim/rtl_sim/run/run_sim
./trunk/sim/rtl_sim/run/sim.fl
./trunk/doc/
./trunk/doc/spi.pdf
./trunk/doc/src/
./trunk/doc/src/spi.doc
./trunk/bench/
./trunk/bench/verilog/
./trunk/bench/verilog/wb_master_model.v
./trunk/bench/verilog/tb_spi_top.v
./trunk/bench/verilog/spi_slave_model.v
./trunk/rtl/
./trunk/rtl/verilog/
./trunk/rtl/verilog/timescale.v
./trunk/rtl/verilog/spi_top.v
./trunk/rtl/verilog/spi_defines.v
./trunk/rtl/verilog/spi_clgen.v
./trunk/rtl/verilog/spi_shift.v
./trunk/sim/
./trunk/sim/rtl_sim/
./trunk/sim/rtl_sim/run/
./trunk/sim/rtl_sim/run/rtl.fl
./trunk/sim/rtl_sim/run/run_sim
./trunk/sim/rtl_sim/run/sim.fl
./trunk/doc/
./trunk/doc/spi.pdf
./trunk/doc/src/
./trunk/doc/src/spi.doc
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者，仅为网络服务对象提供信息存储空间，仅对用户上载内容的表现方式做保护处理，对上载内容本身不做任何修改或编辑。