dmac/DMAC_ENG_intro.ppt
dmac/DMA结构1.ppt
dmac/hdl/dmac_ctl.v
dmac/hdl/dmac_ctl.v.bak
dmac/hdl/dmac_reg_if.v
dmac/hdl/dmac_reg_if.v.bak
dmac/hdl/dmac_top.v
dmac/hdl/dmac_top.v.bak
dmac/sim/file.f
dmac/sim/file.f.bak
dmac/sim/inca_libs/.ncv.lock
dmac/sim/inca_libs/cds.lib
dmac/sim/inca_libs/hdl.var
dmac/sim/inca_libs/snap.nc/.elab.args
dmac/sim/inca_libs/snap.nc/.hard.args
dmac/sim/inca_libs/snap.nc/.ncv.lock
dmac/sim/inca_libs/snap.nc/ncverilog.args
dmac/sim/inca_libs/worklib/.cdsvmod
dmac/sim/inca_libs/worklib/.inca.db.148.win32
dmac/sim/inca_libs/worklib/cdsinfo.tag
dmac/sim/inca_libs/worklib/inca.win32.148.pak
dmac/sim/ncsim.shm/ncsim.dsn
dmac/sim/ncsim.shm/ncsim.trn
dmac/sim/ncverilog.key
dmac/sim/ncverilog.log
dmac/sim/run.bat
dmac/sim/rungui.bat
dmac/sim/transcript
dmac/sim/verilog.dsn
dmac/sim/verilog.trn
dmac/sim/verilog.vcd
dmac/tb/host_model.v.bak
dmac/tb/host_model11.v
dmac/tb/memory_model.txt.bak
dmac/tb/memory_model.v
dmac/tb/memory_model.v.bak
dmac/tb/tb.v
dmac/tb/tb.v.bak
dmac/tb/timescale.v
dmac/XC_MAS_DMAC_V0.11.doc
dmac/sim/inca_libs/snap.nc
dmac/sim/inca_libs/worklib
dmac/sim/inca_libs
dmac/sim/ncsim.shm
dmac/hdl
dmac/sim
dmac/tb
dmac