CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 源码下载 Windows编程

文件名称:Vsteepper_motH

  • 所属分类:
  • 标签属性:
  • 上传时间:
    2012-11-16
  • 文件大小:
    1.14mb
  • 已下载:
    0次
  • 提 供 者:
  • 相关连接:
  • 下载说明:
    别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容来自于网络,使用问题请自行百度

步进电机 VHDL 控制,整步 半半步 细分 actel FPGA使用

-VHDL control of stepper motor, whole step, half half step segments actel FPGA use
(系统自动生成,下载前可以参看下载内容)

下载文件列表

Vsteepper_motH/Application Note Disclaimer.doc
Vsteepper_motH/stepper_ip/designer/impl1/designer.log
Vsteepper_motH/stepper_ip/designer/impl1/designer_genhdl.log
Vsteepper_motH/stepper_ip/designer/impl1/top_stepper_ip.adb
Vsteepper_motH/stepper_ip/designer/impl1/top_stepper_ip.dtf/verify.log
Vsteepper_motH/stepper_ip/designer/impl1/top_stepper_ip.ide_des
Vsteepper_motH/stepper_ip/designer/impl1/top_stepper_ip.stp
Vsteepper_motH/stepper_ip/designer/impl1/top_stepper_ip.tcl
Vsteepper_motH/stepper_ip/hdl/baud_clk_gen.v
Vsteepper_motH/stepper_ip/hdl/clkdiv_20M_to_10M.v
Vsteepper_motH/stepper_ip/hdl/clk_by_2.v
Vsteepper_motH/stepper_ip/hdl/clk_gen.v
Vsteepper_motH/stepper_ip/hdl/debounce.v
Vsteepper_motH/stepper_ip/hdl/debounce_blk.v
Vsteepper_motH/stepper_ip/hdl/divideby5.v
Vsteepper_motH/stepper_ip/hdl/div_by_16.v
Vsteepper_motH/stepper_ip/hdl/global.v
Vsteepper_motH/stepper_ip/hdl/mux_hw_sw.v
Vsteepper_motH/stepper_ip/hdl/PLL20_to_10.v
Vsteepper_motH/stepper_ip/hdl/pwm_gen_stepper.v
Vsteepper_motH/stepper_ip/hdl/recv_control.v
Vsteepper_motH/stepper_ip/hdl/serial.v
Vsteepper_motH/stepper_ip/hdl/stepper_clk_gen.v
Vsteepper_motH/stepper_ip/hdl/stepper_ip.v
Vsteepper_motH/stepper_ip/hdl/stepper_module.v
Vsteepper_motH/stepper_ip/hdl/top_serial.v
Vsteepper_motH/stepper_ip/hdl/top_stepper.v
Vsteepper_motH/stepper_ip/hdl/top_stepper_ip.v
Vsteepper_motH/stepper_ip/hdl/xmit_control.v
Vsteepper_motH/stepper_ip/Readme_stepper_ip.txt
Vsteepper_motH/stepper_ip/simulation/modelsim.ini
Vsteepper_motH/stepper_ip/simulation/modelsim.ini.sav
Vsteepper_motH/stepper_ip/simulation/modelsim.log
Vsteepper_motH/stepper_ip/simulation/postsynth/baud_clk_gen/verilog.psm
Vsteepper_motH/stepper_ip/simulation/postsynth/baud_clk_gen/_primary.dat
Vsteepper_motH/stepper_ip/simulation/postsynth/baud_clk_gen/_primary.dbs
Vsteepper_motH/stepper_ip/simulation/postsynth/baud_clk_gen/_primary.vhd
Vsteepper_motH/stepper_ip/simulation/postsynth/clkdiv_20@m_to_10@m/verilog.psm
Vsteepper_motH/stepper_ip/simulation/postsynth/clkdiv_20@m_to_10@m/_primary.dat
Vsteepper_motH/stepper_ip/simulation/postsynth/clkdiv_20@m_to_10@m/_primary.dbs
Vsteepper_motH/stepper_ip/simulation/postsynth/clkdiv_20@m_to_10@m/_primary.vhd
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2/verilog.psm
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2/_primary.dat
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2/_primary.dbs
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2/_primary.vhd
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_1/verilog.psm
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_1/_primary.dat
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_1/_primary.dbs
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_1/_primary.vhd
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_10/verilog.psm
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_10/_primary.dat
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_10/_primary.dbs
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_10/_primary.vhd
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_11/verilog.psm
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_11/_primary.dat
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_11/_primary.dbs
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_11/_primary.vhd
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_12/verilog.psm
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_12/_primary.dat
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_12/_primary.dbs
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_12/_primary.vhd
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_13/verilog.psm
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_13/_primary.dat
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_13/_primary.dbs
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_13/_primary.vhd
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_14/verilog.psm
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_14/_primary.dat
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_14/_primary.dbs
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_14/_primary.vhd
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_15/verilog.psm
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_15/_primary.dat
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_15/_primary.dbs
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_15/_primary.vhd
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_16/verilog.psm
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_16/_primary.dat
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_16/_primary.dbs
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_16/_primary.vhd
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_17/verilog.psm
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_17/_primary.dat
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_17/_primary.dbs
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_17/_primary.vhd
Vsteepper_motH/stepper_ip/simulation/postsynth/clk_by_2_2

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台,只提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度。更多...
  • 本站已设置防盗链,请勿用迅雷、QQ旋风等下载软件下载资源,下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或换浏览器;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*快速评论: 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内  容:
*验 证 码:
搜珍网 www.dssz.com