文件名称:module-counter8
-
所属分类：
- 标签属性：
- 上传时间：2014-04-27
-
文件大小：24kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
用verilog实现8为计数器频率范围20-80kHz，根据DDS原理来一个时钟计数器记一下，n=n+1，根据公式fout=（fc÷x）÷2，fout=80 fc=320，所以n≥2时，再取反，又由公式 fout=(k.fc)÷2^n，k=50hz，fout=80khz，fc=320，所以数据的位宽n≥7。
设计要求两路方波信号的相位差在0-360゜可调，可以根据延时来实现。具体的-8 is realized with verilog counter frequency range 20-80kHz, according to DDS principle to remember what a clock counter, n = n+1, according to the formula fout = (fcx) 2, fout = 80 fc = 320, so n ≥ 2:00 then negated, but also by the formula fout = (k.fc) 2 ^ n, k = 50hz, fout = 80khz, fc = 320, so the data bit width n ≥ 7. Design requirements for two square wave signal phase at 0-360 ゜ adjustable delay can be achieved. Specific
设计要求两路方波信号的相位差在0-360゜可调，可以根据延时来实现。具体的-8 is realized with verilog counter frequency range 20-80kHz, according to DDS principle to remember what a clock counter, n = n+1, according to the formula fout = (fcx) 2, fout = 80 fc = 320, so n ≥ 2:00 then negated, but also by the formula fout = (k.fc) 2 ^ n, k = 50hz, fout = 80khz, fc = 320, so the data bit width n ≥ 7. Design requirements for two square wave signal phase at 0-360 ゜ adjustable delay can be achieved. Specific
(系统自动生成,下载前可以参看下载内容)
下载文件列表
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者，仅为网络服务对象提供信息存储空间，仅对用户上载内容的表现方式做保护处理，对上载内容本身不做任何修改或编辑。