- java Java图形用户界面程序设计 程序需要说明每种最常用的GUI组件（如Label
- IGDIPlus v.3.0 一个Delphi的图像绘画接口
- Addison.Wesley.PCI.Express.System.Architecture.eB If you want to understand about architecture of computer and write driver for window
- ExampleCode matlab image registration example code
- EasyFPGA060_Routine_AESEncrypt Actel公司的FPGA实现AES加密的程序及说明文档
- sys 我做的一个用于管理学生成绩的系统
文件名称:FPGA-IMPLEMENTATION-OF-AN-AES-PROCESSOR
-
所属分类：
- 标签属性：
- 上传时间：2014-10-03
-
文件大小：213.15kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
Advanced Encryption Standard(AES) implementing in a faster and secured way is expected. AES can be
implemented in software/hardware. In hardware implementation ASIC solution requires high cost and much design
time while FPGA based implementation offers lower cost, quicker and more customizable solution. This paper
represents implementing AES in FPGA with minimum latency and speedy throughput where Verilog HDL is used
to simulate the operations.
implemented in software/hardware. In hardware implementation ASIC solution requires high cost and much design
time while FPGA based implementation offers lower cost, quicker and more customizable solution. This paper
represents implementing AES in FPGA with minimum latency and speedy throughput where Verilog HDL is used
to simulate the operations.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
FPGA IMPLEMENTATION OF AN AES PROCESSOR.pdf
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者，仅为网络服务对象提供信息存储空间，仅对用户上载内容的表现方式做保护处理，对上载内容本身不做任何修改或编辑。