- IAR.Embedded.Workbench.for.TI.MSP430.v3.41A.Incl.K IAR MSP430开发平台
- ZeosDB_v7.0.0-dev_Full_Source_for_D7-XE Zeos DB Component 7.0 for Delphi
- osshiyan 本实验要求熟悉Linux环境下C语言编译器的使用
- MyWeb 采用J2EE平台进行项目开发
- PID算法 该程序是通过C语言实现增量式
- Coding Files We present an efficient hardware architecture design & implementation of Advanced Encryption Standard AES Rijndael cryptosystem. The AES algorithm defined by the National Institute of Standard and Technology NIST of United States has been widely accepted. All the cryptographic algorithms developed can be implemented with software or built with pure hardware. However with the help of Field Programmable Gate Arrays FPGA we tend to find expeditious solution and which can be easily upgraded to integrateany concordat changes. This contribution investigates the AES encryption and decryption cryptosystem with regard to FPGA and Very High Speed Integrated Circuit Hardware Description language VHDL. Optimized and Synthesizable VHDL code is developed for the implementation of both 128
文件名称:MDL_SLX
-
所属分类：
- 标签属性：
- 上传时间：2016-04-13
-
文件大小：17.67kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
sobel edge detection using verilog code
(系统自动生成,下载前可以参看下载内容)
下载文件列表
MDL_SLX.docx
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者，仅为网络服务对象提供信息存储空间，仅对用户上载内容的表现方式做保护处理，对上载内容本身不做任何修改或编辑。