文件名称:CLOCK_co-design_of_C_and_Verilog
介绍说明--下载内容来自于网络,使用问题请自行百度
A clock writing by Verilog which can count from 00:00 to 23:59. With a C file to see the simulation results. A co-design example of C and Verilog.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
CLOCK/homework3.v
CLOCK/hw3/HW3.doc
CLOCK/hw3/output_use_de.c
CLOCK/hw3
CLOCK/HW3.doc
CLOCK/hw3testbench.v
CLOCK/output_use_de.c
CLOCK/~$HW3.doc
CLOCK
www.dssz.com.txt
CLOCK/hw3/HW3.doc
CLOCK/hw3/output_use_de.c
CLOCK/hw3
CLOCK/HW3.doc
CLOCK/hw3testbench.v
CLOCK/output_use_de.c
CLOCK/~$HW3.doc
CLOCK
www.dssz.com.txt
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。