CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 源码下载 其它 书籍源码

文件名称:i2c.rar

  • 所属分类:
  • 标签属性:
  • 上传时间:
    2012-09-04
  • 文件大小:
    2.27mb
  • 已下载:
    0次
  • 提 供 者:
  • 相关连接:
  • 下载说明:
    别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容来自于网络,使用问题请自行百度

这是一个IIC的接口程序,是夏宇闻编的书《verilog 数字系统设计教程》的IIC的源码,很通俗易懂.rar,This is an IIC interface procedures for Xia Wen book " verilog Digital System Design Guide," the source of the IIC, it is easy to understand. Rar
相关搜索: i2c verilog verilog i2c

(系统自动生成,下载前可以参看下载内容)

下载文件列表

i2c/bench/CVS/Entries
i2c/bench/CVS/Repository
i2c/bench/CVS/Root
i2c/bench/CVS
i2c/bench/verilog/CVS/Entries
i2c/bench/verilog/CVS/Repository
i2c/bench/verilog/CVS/Root
i2c/bench/verilog/CVS
i2c/bench/verilog/i2c_slave_model.v
i2c/bench/verilog/i2c_slave_model.v.bak
i2c/bench/verilog/spi_slave_model.v
i2c/bench/verilog/spi_slave_model.v.bak
i2c/bench/verilog/tst_bench_top.v
i2c/bench/verilog/tst_bench_top.v.bak
i2c/bench/verilog/wb_master_model.v
i2c/bench/verilog/wb_master_model.v.bak
i2c/bench/verilog
i2c/bench
i2c/CVS/Entries
i2c/CVS/Repository
i2c/CVS/Root
i2c/CVS
i2c/doc/CVS/Entries
i2c/doc/CVS/Repository
i2c/doc/CVS/Root
i2c/doc/CVS
i2c/doc/i2c_specs.pdf
i2c/doc/src/CVS/Entries
i2c/doc/src/CVS/Repository
i2c/doc/src/CVS/Root
i2c/doc/src/CVS
i2c/doc/src/I2C_specs.doc
i2c/doc/src
i2c/doc
i2c/rtl/CVS/Entries
i2c/rtl/CVS/Repository
i2c/rtl/CVS/Root
i2c/rtl/CVS
i2c/rtl/verilog/CVS/Entries
i2c/rtl/verilog/CVS/Repository
i2c/rtl/verilog/CVS/Root
i2c/rtl/verilog/CVS
i2c/rtl/verilog/i2c_master_bit_ctrl.v
i2c/rtl/verilog/i2c_master_bit_ctrl.v.bak
i2c/rtl/verilog/i2c_master_byte_ctrl.v
i2c/rtl/verilog/i2c_master_byte_ctrl.v.bak
i2c/rtl/verilog/i2c_master_defines.v
i2c/rtl/verilog/i2c_master_top.v
i2c/rtl/verilog/i2c_master_top.v.bak
i2c/rtl/verilog/timescale.v
i2c/rtl/verilog
i2c/rtl/vhdl/CVS/Entries
i2c/rtl/vhdl/CVS/Repository
i2c/rtl/vhdl/CVS/Root
i2c/rtl/vhdl/CVS
i2c/rtl/vhdl/I2C.VHD
i2c/rtl/vhdl/i2c_master_bit_ctrl.vhd
i2c/rtl/vhdl/i2c_master_byte_ctrl.vhd
i2c/rtl/vhdl/i2c_master_top.vhd
i2c/rtl/vhdl/readme
i2c/rtl/vhdl/tst_ds1621.vhd
i2c/rtl/vhdl
i2c/rtl
i2c/sim/CVS/Entries
i2c/sim/CVS/Repository
i2c/sim/CVS/Root
i2c/sim/CVS
i2c/sim/i2c.cr.mti
i2c/sim/i2c.mpf
i2c/sim/i2c_verilog/CVS/Entries
i2c/sim/i2c_verilog/CVS/Repository
i2c/sim/i2c_verilog/CVS/Root
i2c/sim/i2c_verilog/CVS
i2c/sim/i2c_verilog/run/bench.vcd
i2c/sim/i2c_verilog/run/CVS/Entries
i2c/sim/i2c_verilog/run/CVS/Repository
i2c/sim/i2c_verilog/run/CVS/Root
i2c/sim/i2c_verilog/run/CVS
i2c/sim/i2c_verilog/run/INCA_libs/CVS/Entries
i2c/sim/i2c_verilog/run/INCA_libs/CVS/Repository
i2c/sim/i2c_verilog/run/INCA_libs/CVS/Root
i2c/sim/i2c_verilog/run/INCA_libs/CVS
i2c/sim/i2c_verilog/run/INCA_libs
i2c/sim/i2c_verilog/run/ncverilog.key
i2c/sim/i2c_verilog/run/ncverilog.log
i2c/sim/i2c_verilog/run/run
i2c/sim/i2c_verilog/run/waves/CVS/Entries
i2c/sim/i2c_verilog/run/waves/CVS/Repository
i2c/sim/i2c_verilog/run/waves/CVS/Root
i2c/sim/i2c_verilog/run/waves/CVS
i2c/sim/i2c_verilog/run/waves
i2c/sim/i2c_verilog/run
i2c/sim/i2c_verilog
i2c/sim/vsim.wlf
i2c/sim/work/@m@a@x@i@i_@p@r@i@m_@d@f@f@e/verilog.asm
i2c/sim/work/@m@a@x@i@i_@p@r@i@m_@d@f@f@e/_primary.dat
i2c/sim/work/@m@a@x@i@i_@p@r@i@m_@d@f@f@e/_primary.vhd
i2c/sim/work/@m@a@x@i@i_@p@r@i@m_@d@f@f@e
i2c/sim/work/delay/verilog.asm
i2c/sim/work/delay/_primary.dat
i2c/sim/work/delay/_primary.vhd
i2c/sim/work/delay
i2c/sim/work/i2c_master_bit_ctrl/verilog.asm
i2c/sim/work/i2c_master_bit_ctrl/_primary.dat
i2c/sim/work/i2c_master_bit_ctrl/_primary.vhd
i2c/sim/work/i2c_master_bit_ctrl
i2c/sim/work/i2c_master_byte_ctrl/verilog.asm
i2c/sim/work/i2c_master_byte_ctrl/_primary.dat
i2c/sim/work/i2c_master_byte_ctrl/_primary.vhd
i2c/sim/work/i2c_master_byte_ctrl
i2c/sim/work/i2c_master_top/verilog.asm
i2c/sim/work/i2c_master_top/_primary.dat
i2c/sim/work/i2c_master_top/_primary.vhd
i2c/sim/work/i2c_master_top
i2c/sim/work/i2c_slave_model/verilog.asm
i2c/sim/work/i2c_slave_model/_primary.dat
i2c/sim/work/i2c_slave_model/_primary.vhd
i2c/sim/work/i2c_slave_model
i2c/sim/work/maxii_and1/verilog.asm
i2c/sim/work/maxii_and1/_primary.dat
i2c/sim/work/maxii_and1/_primary.vhd
i2c/sim/work/maxii_and1
i2c/sim/work/maxii_and16/verilog.asm
i2c/sim/work/maxii_and16/_primary.dat
i2c/sim/work/maxii_and16/_primary.vhd
i2c/sim/work/maxii_and16
i2c/sim/work/maxii_asynch_lcell/verilog.asm
i2c/sim/work/maxii_asynch_lcell/_primary.dat
i2c/sim/work/maxii_asynch_lcell/_primary.vhd
i2c/sim/work/maxii_asynch_lcell
i2c/sim/work/maxii_b17mux21/verilog.asm
i2c/sim/work/maxii_b17mux21/_primary.dat
i2c/sim/work/maxii_b17mux21/_primary.vhd
i2c/sim/work/maxii_b17mux21
i2c/sim/work/maxii_b5mux21/verilog.asm
i2c/sim/work/maxii_b5mux21/_primary.dat
i2c/sim/work/maxii_b5mux21/_primary.vhd
i2c/sim/work/maxii_b5mux21
i2c/sim/work/maxii_bmux21/verilog.asm
i2c/sim/work/maxii_bmux21/_primary.dat
i2c/sim/work/maxii_bmux21/_primary.vhd
i2c/sim/work/maxii_bmux21
i2c/sim/work/maxii_dffe/verilog.asm
i2c/sim/work/maxii_dffe/_primary.dat
i2c/sim/work/maxii_dffe/_primary.vhd
i2c/sim/work/maxii_dffe
i2c/sim/work/maxii_io/verilog.asm
i2c/sim/work/maxii_io/_primary.dat
i2c/sim/work/maxii_io/_primary.vhd
i2c/sim/work/maxii_io
i2c/sim/work/maxii_latch/verilog.asm
i2c/sim/work/maxii_latch/_primary.dat
i2c/sim/work/maxii_latch/_primary.vhd
i2c/sim/work/maxii_latch
i2c/sim/work/maxii_lcell/verilog.asm
i2c/sim/work/maxii_lcell/_primary.dat
i2c/sim/work/maxii_lcell/_primary.vhd
i2c/sim/work/maxii_lcell
i2c/sim/work/maxii_lcell_register/verilog.asm
i2c/sim/work/maxii_lcell_register/_primary.dat
i2c/sim/work/maxii_lcell_register/_primary.vhd
i2c/sim/work/maxii_lcell_register
i2c/sim/work/maxii_mux

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台,只提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度。更多...
  • 本站已设置防盗链,请勿用迅雷、QQ旋风等下载软件下载资源,下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或换浏览器;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*快速评论: 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内  容:
*验 证 码:
搜珍网 www.dssz.com