文件名称:architecure
介绍说明－－下载内容来自于网络，使用问题请自行百度
provide LDPC hardware descr iption language CODE
(系统自动生成,下载前可以参看下载内容)
下载文件列表
A Memory Efficient Serial LDPC Decoder Architecture.pdf
A 640-Mbs 2048-bit programmable LDPC decoder chip.pdf
A Memory Efficient Partially Parallel Decoder Architecture for QC.pdf
A Memory Efficient Partially Parallel Decoder Architecture for QC-LDPC Codes.pdf
A Scalable Architecture for LDPC Decoding.pdf
A parallel LSI architecture for LDPC decoder improving message-passing schedule.pdf
A 640-Mbs 2048-bit programmable LDPC decoder chip.pdf
A Memory Efficient Partially Parallel Decoder Architecture for QC.pdf
A Memory Efficient Partially Parallel Decoder Architecture for QC-LDPC Codes.pdf
A Scalable Architecture for LDPC Decoding.pdf
A parallel LSI architecture for LDPC decoder improving message-passing schedule.pdf
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者，仅为网络服务对象提供信息存储空间，仅对用户上载内容的表现方式做保护处理，对上载内容本身不做任何修改或编辑。