rtl/spi_core_slave.v
rtl/testblock.v
rtl/test_mem.v
sim/glbl.v
sim/READ_DATA.dat
sim/sim.do
sim/vsim.wlf
sim/work.cr.mti
sim/work.mpf
sim/work/_info
sim/work/_vmake
sim/work/glbl/verilog.asm
sim/work/glbl/_primary.dat
sim/work/glbl/_primary.dbs
sim/work/glbl/_primary.vhd
sim/work/spi_core_slave/verilog.asm
sim/work/spi_core_slave/_primary.dat
sim/work/spi_core_slave/_primary.dbs
sim/work/spi_core_slave/_primary.vhd
sim/work/testblock/verilog.asm
sim/work/testblock/_primary.dat
sim/work/testblock/_primary.dbs
sim/work/testblock/_primary.vhd
sim/work/testblock_tb/verilog.asm
sim/work/testblock_tb/_primary.dat
sim/work/testblock_tb/_primary.dbs
sim/work/testblock_tb/_primary.vhd
sim/work/test_mem/verilog.asm
sim/work/test_mem/_primary.dat
sim/work/test_mem/_primary.dbs
sim/work/test_mem/_primary.vhd
sim/work/_temp/vlog153asa
sim/work/_temp/vlog1ei7hm
sim/work/_temp/vlog791qd2
sim/work/_temp/vlog7s8r9w
sim/work/_temp/vlog8bgsrd
sim/work/_temp/vlog9myjaw
sim/work/_temp/vlogbet5ty
sim/work/_temp/vlogd34zk4
sim/work/_temp/vlogkxzn2g
sim/work/_temp/vlogmk55e8
sim/work/_temp/vlogvhymkh
sim/work/_temp/vlogwak5r6
test_bench/glbl.v
test_bench/testblock_tb.v