搜索资源列表
DDFS_PLL_10DA_with51
- FPGA下的DDS程序的编写,VHDL语言,
expt12_9_dds
- 基于fpga和sopc的用VHDL语言编写的EDA的DDS信号发生器
DDSCHU
- 应用硬件描述语言VHDL实现DDS(数字式频率合成器),可以直接应用,下载过到FPGA中,实现过。-Application of Hardware Descr iption Language VHDL realization of DDS (digital frequency synthesizer), can be applied directly, downloaded into the FPGA, achieving over.
FPGA_DDS
- 本文介绍了如何用VHDL进行DDS的设计,其中关键的相位累加器,正弦信号发生器等用VHDL描述-the DDS is depend on the fpga ,and we descr iption it use the vhdl
dds_first
- 用vhdl语言,通过加法器和寄存器实现fpga的dds功能-Using vhdl language, and register through the adder to achieve the fpga functional dds
ISE_lab18
- 基于VHDL语言,通过调用Xlinx生产的FPGA开发板上的DDS核,产生正弦信号。并可进行仿真观察。-Based on VHDL language, by calling Xlinx FPGA development board produced by the nuclear DDS, sine signal. The simulation can be observed.
dds1
- 本历程使用FPGA根据DDS原理使用VHDL语言编译成功的产生一些固定频率的DDS-The process of using the FPGA using the VHDL language according to the principle DDS compile successfully produce some fixed frequency of the DDS
dds3
- 有复位的DDS 实现平台为spartan-3e vhdl fpga,输出到led,coe文件由matlab产生-Reset the DDS platform spartan 3e VHDL fpga, output to led coe file from matlab
dds
- FPGA中用VHDL语言实现的多种波形(正弦、余弦、三角、方波)调制。-modulation by FPGA.
signal-generator
- Design of DDS signal generator based on VHDL+FPGA, has been through the adjustable, can be directly used, simulation -DDS signal generator circuit design, Verilog source code, can be directly used, simulation
VHDL-DDS
- 基于FPGA的DDS信号源设计,32位相位累加器,产生可调频率-FPGA-based DDS signal source design, 32-bit phase accumulator to generate tunable frequency
dds
- FPGA所需要的DDS源码,可实现波形输出,采用VHDL语言,简单易懂。-FPGA need DDS source waveform output can be achieved using VHDL language, easy to understand.
DDS
- 基于FPGA的数字信号合成器(DDS),采用VHDL语言编写,能够实现正弦波、三角波、方波、锯齿波这四种波形的产生。 提示:最后输出的模块是串行DA,可根据具体情况更改驱动。-Digital synthesizer (DDS) based on FPGA, using VHDL language, to achieve sine wave, triangle wave, square wave, sawtooth waveform generation four. Tip: The la
DDS
- 基于FPGA的用VHdl硬件语言实现的直接数字合成(DDS)。-FPGA hardware with VHdl of DDS-based language.
mydds
- 通过VHDL编程,在FPGA内实现DDS模块生成正弦波-Through VHDL programming, within the FPGA to realize DDS module to generate sine wave
DDS
- FPGA,ISE12.2,DDS代码,VHDL语言-FPGA, ISE12.2, DDS the code, VHDL language
dds_clk
- VHDL代码实现FPGA中DDS功能,输出频率可调-VHDL code for the FPGA DDS function, the output frequency is adjustable
ZHWX
- DDS 产生正弦信号,OOK,AM三种波形。 使用xilinx FPGA VHDL-DDS. Resulting in sinusoidal signal, OOK, AM three waveforms. Using xilinx FPGA VHDL.
eda
- 直接数字频率 相位累加器 寄存器 lpm_rom(Based on VHDL+ FPGA design of the DDS signal has been through mode)
FSK调制的FPGA实现
- 使用DDS核实现cpfsk的VHDL设计,采样频率fs为32Rb