搜索资源列表
my_and
- 此实验例程适用于Actel Flash架构的ProASIC3/E系列FPGA,适合于FPGA及Verilog HDL的初学者,配套EasyFPGA030开发套件。-Routine application of this experiment in the Actel Flash architecture ProASIC3/E series FPGA, fit in the FPGA and Verilog HDL for beginners and supporting development
usartverilogydm
- verilog hdl在FPGA设计中广泛应用,好的程序代码是学习verilog的好帮手-verilog hdl widely used in the FPGA design, a good code is a good helper to learn verilog
tlc2543AND11channel
- 11路串行AD采集芯片TLC2543,12BIT精度输出,100Khz,采用VERILOG HDL编写,占用200个LE-11-Channel Serial AD acquisition chip TLC2543, 12BIT accuracy of the output, 100Khz, using VERILOG HDL preparation, taking up 200 LE
hdl
- ACTEL FPGA 交通灯,Verilog描述-ACTEL FPGA traffic lights, Verilog descr iption
MCU_V_PWM_16bit
- 单片机通过总线,将占空比和频率送到CPLD/FPGA中,并控制PWM输出.采用Verilog HDL语言编写。-Microcontroller by bus, the duty cycle and frequency sent to the CPLD/FPGA in, and control the PWM output. Using Verilog HDL language.
Realization_of_FPGA_for_LDPC_encoding
- 低密度奇偶校验码(简称LDPC码)是目前距离香农限最近的一种线性纠错码,它的直接编码运算量较大,通常具有码长的二次方复杂度.为此,利用有效的校验矩阵,来降低编码的复杂度,同时研究利用大规模集成电路实现LDPC码的编码.在ISE 8.2软件平台上采用基于FPGA的Verilog HDL语言实现了有效的编码过程,为LDPC码的硬件实现和实际应用提供了依据-Abstract:Low.density parity·check code(LDPC code)is a kind of linear eror
IS61WV51216BLL
- 备注:使用的是VeriLog HDL语言 软件环境xilinx ISE 10.1,硬件:高教仪EXCD-1FPGA电路板。FPGA信号:spartan-3e . 功能编写硬件描述性语言实现FPGA对板上外设SRAM IS61WV51216BLL的读写,通过串口发送到上位机上,使用串口助手显示读取的数据。-Note: Use the VeriLog HDL language software environment xilinx ISE 10.1, hardware: Higher M
Verilog-HDL-xiayuwen
- 夏宇闻老师的经典教程,对Verlag语言感兴趣的朋友或初学FPGA的朋友是个不错的教程。-XIA Wen classic tutorial teachers, the language of the Verlag FPGA beginner interested friends or friends is a good tutorial.
XilinxFPGA(1-60)
- 系统地讲述了Xilinx FPGA的开发知识,包括FPGA开发简介,Verilog HDL语言基础、基于Xilinx芯片的HDL语言高级进阶、ISEd开发环境使用指南等-Systematically describes the development of Xilinx FPGA knowledge, including Introduction to FPGA development, Verilog HDL language based on chip-based Xilinx HDL La
FPGA
- 本文采用FPGA来模拟实际的乒乓球游戏。本设计是基于Altera 公司的FPGA Cyclone II 芯片EP2C35 的基础上实现,运用Verilog HDL 语言编程,Quartus II 软件上进行编译、仿真,最终在Altera 公司的DE2 开发板上成功实现下载和调试-In this paper, FPGA to simulate the actual tennis game. The design is based on Altera' s FPGA Cyclone II EP
verilog-HDL
- verilog hdl使用教程,详细入微的讲解了FPGA开发的必备工具verilog HDL语言。对于新手入门有很大的帮助。-verilog hdl use of tutorials, detailed explanations of the FPGA nuanced development of the necessary tools verilog HDL language. For beginners a great help.
FPGA-verilog-LCD-display
- FPGA实现LCD显示文字,是利用verilog HDL实现的,非常适合初学者,简单易懂。可以用来开发与此类似的功能-FPGA Implementation of LCD display text, is implemented using verilog HDL, is ideal for beginners, easy to understand. Can be used to develop and function like this
DE2-VGA-LED
- verilog HDL 语言编写的,FPGA的数码管和VGA的显示。调用时不必修改源码,只需引脚映射对就可以-verilog HDL language, FPGA digital and VGA display. Call without having to modify source code, you can just pin on the map
Verilog-HDL-Design
- FPGA入门的,云创工作室很好地一本书,主要以XILINX公司的芯片为主!-A very good book from Yunchuang studio for FPGA newer,and this book mainly talks about the verilog HDL and the XILINX FPGA!
Verilog-HDL-digital-system-design
- Verilog HDL数字系统设计教程,其中对Verilog HDL语言的语法,FPGA的结构及其应用作了详细的讲解-Verilog HDL digital system design introduces the Verilog HDL language and the FPGA function including syntax ,FPGA frame and application and so on
uart-of-fpga
- FPGA实现UART通信程序,verilog hdl语言实现的,好用-UART of FPGA
verilog-xuexi
- verilog HDL相关的学习资料,对于FPGA与Verilog HDL的初学者有很大帮助。-verilog HDL learning materials for FPGA Verilog HDL beginners.
FPGA-port_Verilog_HDL
- CY7C68013与FPGA接口的Verilog HDL实现,经过本人实验检验过的,-CY7C68013 and FPGA interface Verilog HDL realize the experiment after I test
fpga-jpeg-Verilog
- jpeg ip核解码器,可以用来解码jpeg,verilog源代码-jpeg ip core for verilog HDL
28-FPGA-code
- 详细的关于FPGA28个实用实例,verilog HDL编写。-About FPGA28 a detailed practical examples, verilog HDL prepared.