搜索资源列表
verilog_std_div
- Verilog HDL语言实现任意整数分频.只需调节分频数和分频位宽即可。-Verilog HDL language to any integer divider. Simply adjust the number and frequency can be frequency division-bit wide.
verilog
- Verilog HDL 1.红外线发射调制电路 2.分数分频 3.最大公约数和最小公倍数 4.秒表-1.infra transmission modulator 2.fractal frequency divider 3.maximal common divisor 4.timer
11
- 本题为verilog HDL实现的占空比为1:1的分频器-Divider
speaker_divider
- FPGA上蜂鸣器的驱动及测试程序,Verilog HDL语言-The divider and test program of the speaker on FPGA, in Verilog HDL language.
decimal_divison
- 使用双模计数器实现的FPGA小数分频器,语言verilog HDL。-FPGA implementation using dual-mode fractional divider counter, language verilog HDL.
div_frequency
- 任意分频器,用Verilog HDL实现,只需修改参数可以实现奇数、偶数分频,FPGA应用必备资料。-Any divider, using Verilog HDL to achieve, simply modify the parameters can be achieved odd, even frequency, FPGA applications necessary information.
vclkdiv
- 在QuartusII软件中用Verilog HDL编写的关于分频器的源代码-With in QuartusII software written in Verilog HDL source code of the divider
div16d8
- 16位除以8位除法器,Verilog HDL语言-16 divided by 8 divider, Verilog HDL language
SUANSHUJISUAN
- 通过verilog hdl实现加法器乘法器,除法器的设计-Achieved through verilog hdl adder multiplier, divider design
counter
- 同步清零的可逆计数器,带时钟分频 Verilog HDL语言编写-Synchronous clear reversible counter with clock divider Verilog HDL language
second
- 利用Verilog HDL语言进行数字系统设计实现秒表的设计,涵盖原理图设计、文本设计以及进行波形仿真,并有对应的报告。报告中还包括BCD/7段译码集成电路74LS47仿真实验、单管分压式稳定工作点偏置电路仿真实验和8路智力竞赛抢答器电路设计-Use Verilog HDL language design and implementation of digital systems design stopwatch, covering schematic design, text, design,
freq_div
- //奇数倍分频器基于verilog HDL.-(ODD number)Freq Divider based on Verilog HDL.
pipeline_streamlined_divider
- pipeline_streamlined_divider, 一个流水线的除法器,使用Verilog HDL语言编写-pipeline_streamlined_divider, a divider using pipeline technology in verilog HDL language
fdivision
- 在quartus平台下,并使用verillog hdl编写的时钟分频仿真-In quartus platform and use verillog hdl write clock divider simulation
jiaotongdeng_fuza
- 本文基于FPGA技术的发展和Quartus II开发平台,实现路口交通灯控制器是一种解决方案。使用Verilog HDL硬件描述语言来描述语言程序的分频器模块,控制模块,数据解析模块,显示译码模块和段选位选模块,五个模块,并通过各个模块程序之间的端口合理连接和协调,成功设计出交通信号灯控制电路。在Quartus II环境下模拟,生成顶层文件下载后,在FPGA EP2C5Q208器件进行验证。(Based on the development of FPGA technology and the