搜索资源列表
FPGA控制AD程序,ADC,DAC转换接口
- FPGA控制AD程序,ADC,DAC转换接口.rar 有限状态机控制AD采样.rar,FPGA control AD procedure
RS232串口通信协议
- RS232串口通信协议,verilog实现,通过FPGA完全调通。,RS232 serial communication protocol, verilog achieved entirely through the FPGA transfer pass.
AD.FPGA控制AD7321的模块
- FPGA控制AD7321的模块,是本人亲自试验过的。有Verilog源码,和简单文档。,FPGA control module of the AD7321 is personally tested. There Verilog source code, and simple document.
RSdecoder.rar
- cpld/fpga RS(204,188)译码器的verilog程序,cpld/fpga RS (204,188) decoder of the Verilog program
sram读模块基于FPGA的实现
- sram读模块基于FPGA的实现 verilog源代码,sram
FPGA-PCI.rar
- 基于FPGA的PCI接口源代码及Testbench Verilog程序代码,fpag pci
DDS.rar
- FPGA控制AD9854的源文件,verilog,附有简单文档。,FPGA to control the AD9854 source file, verilog, with a simple document.
TFT.rar
- 基于FPGA的实验。使用FPGA直接控制TFT彩屏,达到显示彩条的效果。使用FPGA连接TFT控制器,使显示一组汉字或一幅图像。 ,FPGA-based experiment. FPGA to directly control the use of TFT color display to show the effect of color. TFT controller using FPGA connected to a group of Chinese characters displaye
ads7822
- ads7822的verilog驱动 fpga芯片为altera公司的ep2c35, 程序调试过好使-ads7822 of verilog-driven
pid_controler_latest.tar
- PID控制器的verilog实现,做闭环控制器的人可以参考-PID controller verilog implementation of closed-loop controller may make reference to
pwm
- PWM脉冲产生代码,程序采用VHDL硬件描述语言!很有参考价值-PWM pulse generation code, the program using VHDL hardware descr iption language! Useful reference
FPGA
- 基于FPGA的通信系统调制解调,包括理论知识介绍和VHDL程序。包含2ASK ,2FSK,2PSK -FPGA-based modem communication systems, including the introduction of theoretical knowledge and the VHDL program. Contains 2ASK, 2FSK, 2PSK
code
- 两个AD代码,一个是FPGA的(基于verilog) ,另一个是单片机的(基于汇编)。 还有两个基于c语言的单片机程序。还有一个脉冲宽度调制的verilog程序-Two AD code, one FPGA (based on verilog), the other is the microcontroller (based on the compilation.) There are two microcontrollers based on c language program. Ther
FPGA与SPI接口程序(hdl源代码)
- FPGA,VERILOG,SPI串口通信;(FPGA,VERILOG,SPI;;;;;;;;;)
VHDL verilog教程
- 多种教程包含VHDL以及verilog 收集好久(A variety of tutorials include VHDL and Verilog)
fenpin4
- 使用fpga实现四分频,将单一频率信号的频率降低为原来的1/4。(Using FPGA to achieve four frequency division, the frequency of a single frequency signal is reduced to the original 1/4.)
基于FPGA的负延迟设计
- 用VHDL语言写的基于FPFA的负延迟设计(FPFA based negative delay design written in VHDL language)
DeSerTSW1250_V2_1_src
- TI TSW1250 FPGA code
fir滤波器
- FIR滤波器,verilog编写,可以正常使用(FIR filter, written by verilog, can be used normally, very good)