搜索资源列表
CPU
- Xilinx Modelsim下制作的处理器设计以及添加了外部接口处理。-Xilinx Modelsim produced the design of the processor, and add an external interface.
yetert
- This package includes 4-bit calculator designed in Xilinx FPGA 10 using VHDL. This calculator contains 3 registers, 1 ALU, 1 decoder and 1 FSM (finite state machine).
Xilinx_i2c
- Xilinx公司的 i2c总线驱动器 VHDL程序-Xilinx i2c bus driver VHDL procedures
ddr2_hamdec64
- VHDL实现的64bit海明码解码模块。 可适用于 Xilinx FPGA, Altera FPGA。-VHDL Implement 64bit Hamming Code (decode)
ddr2_hamenc64
- VHDL实现的64bit海明码编码模块。 可适用于 Xilinx FPGA, Altera FPGA。-VHDL Implement 64 bit Hamming Code (encode)
CPUVHDL
- CPU+VHDL代码及详细注释\一个老外写的 200多行代码-CPU+ VHDL code and detailed notes \ a foreigner wrote more than 200 lines of code
DDS
- A simple VHDL implementation of a DDS on Xilinx Spartan 3E Starter Kit development board
Xilinx_constraints.pdf
- detail timing constraint for Xilinx FPGA design
usbip
- USB接口控制器参考设计,xilinx提供VHDL代码 -USB interface controller reference design, xilinx provide VHDL code
pciug159
- XILINX ISE生成PCI-CORE时产生的用户文档,帮助编写PCI通信用户逻辑,非常有用-XILINX ISE generation PCI-CORE generated user documentation to help users prepare PCI communication logic, a very useful
HDB3_coder
- 实现了将64K低速NRZ码复接成2.048M高速HDB3码及其解复接过程,同时还用同步状态机剔除假同步和假失步的状态 -Achieved the 64K low-speed NRZ code 2.048M into high-speed multiplexing and demultiplexing HDB3 code then the process also removed using false synchronous state machine synchronization and f
add4bit
- 一位全加器的VHDL源码与TEST BENCH.XILINX下通过-A full adder and the VHDL source code through TEST BENCH.XILINX
src
- DQPSK modulation with XILINX FPGA. 2 level butterworth analog filter for I & Q D/A output. -DQPSK modulation with XILINX FPGA. 2 level butterworth analog filter for I & Q D/A output.
aes
- 实现了AES在赛灵思器件上的加密程序 我已经调试过完全正确-Xilinx achieved in AES encryption device debugging process I have been absolutely correct
sysgen_gs
- Xilinx system generator的上手指南,system generator用于在matlab中使用simulink设计硬件,很方便-guide of system generater by Xilinx
xapp460
- xilinx hdmi tx rx verilog code
counter
- 适用于FPGA Xilinx开发板的Counter程序,计数从0到9999,在板上用4位7段数码管显示,可实现双向计数。-Applicable to FPGA Xilinx development board of the Counter procedures, counting from 0 to 9999, in the board with four 7 digital display, enabling two-way counts.
MouseRefComp
- Xilinx Spartan3E 鼠标参考设计代码和相关介绍文档-Xilinx Spartan3E mouse refcomp
FPGA
- 华为的基于XILINX公司FPGA器件的高级设计应用.可以帮助放大工程师对FPGA的开发有一个更新的认识.-Huawei, based on XILINX' s FPGA devices advanced design applications. FPGA engineers can help to enlarge the development of an updated understanding.
sobel
- SOBEL FILTER IN VHDL