搜索资源列表
1
- SPI的VERILOG实现,最简单、最实用的程序。里面还有技术文档,包括如何使用还有一些信号的意义。非常有用,我也是辛苦才找到的-The realization VERILOG SPI simplest and most practical program. With technical documentation, including how to use some of the signal. Very useful, I also hard to find
CAcode
- CA码的FPGA实现,verilog编写-CA Code of FPGA implementation, verilog preparation
ca_gen
- 此Verilog程序产生用于GPS卫星导航信号的C/A码,输入信号有时钟、时钟使能、复位、给定的卫星编号,输出产生的C/A码。此程序在代码上进行优化,占用了更少的资源。-This procedure generated Verilog for the GPS satellite navigation signals C/A code, the input signal with the clock, clock enable, reset, given the satellite number,
2step_iir_filter
- 2阶iir 2KHz陷波器Verilog源代码。-2-order iir 2KHz notch filter Verilog source code.
MAC
- Verilog code for MAC
lfsr
- 用LSFR实现计数功能,可以减少对寄存器和少一个加法器,涉及verilog的人来说-Used to achieve LSFR counting functions, can be reduced to a few registers and adders, the people involved in Verilog
c21_pn_code_generator
- 精通verilog HDL语言编程源码之7——伪随机序列应用设计-Proficient in programming language source verilog HDL of 7- the application of pseudo-random sequence design
uart
- verilog编写的uart发送和接收的源代码。简单易懂。-verilog uart prepared to send and receive the source code. Straightforward.
ram2
- RAm的 verilog描述,在Quartus中验证正确,可根据程序改成其他参数-Verilog descr iption of RAm in Quartus verify correct procedures can be changed in accordance with other parameters
ca
- 基于vhdl/verilog的gps接收机伪随机码产生程序。已经过仿真综合。-Based on vhdl/verilog of the gps receiver pseudo-random code generation process. Simulation has been integrated.
i2c_model.tar
- I2C EEPROM verilog simulation model
gh_timer_8254_081608
- Timer 8254 Verilog source code
DAC8812
- DA转换,Verilog HDL 编的,可实现DA转化。DA芯片用的是DAC8812,实现16位数模转化。-DA conversion, Verilog HDL code, the DA conversion can be achieved. DA-chip using a DAC8812, 16-bit analog-to achieve transformation.
watch
- 基于verilog-HDL的电子秒表电路,采用quartusII72编译仿真,经下载测试通过。-Verilog-HDL-based electronic stopwatch circuit simulation using quartusII72 compiled by downloading the test.
dpll
- 基于Verilog的数字锁相环。包括三个模块,数字鉴相器DPD、数字环路滤波器DLF、数控振荡器 DCO三部分构成-Verilog-based digital PLL. Consists of three modules, the digital phase detector DPD, digital loop filter DLF, digitally controlled oscillator DCO three parts
source3-6
- verilog hdl教程135例:verilog hdl语言类似于C语言,便于学习。本文档带有源代码,3-6章-Verilog HDL 135 cases Guide : Verilog HDL language similar to the C language, to facilitate learning. This document with the source code, 3-6
source11-12
- verilog hdl教程135例:verilog hdl语言类似于C语言,便于学习。本文档带有源代码,11-12章-Verilog HDL 135 cases Guide : Verilog HDL language similar to the C language, to facilitate learning. This document with the source code 11-10-12 Cap
RISC
- hrisc cpu,为何只有vhdl选择呢?大家都用verilog的啊-hrisc cpu why only VHDL choice? We all use the Verilog ah
video_from_opencore
- 全电视信号编码器,verilog的,看看有借鉴价值否?-video signal encoder, Verilog, to see whether the reference value?
sdr_c_trl_verilog
- SDRAM 控制器的Verilog代码 经过综合验证过的.无截压密码-SDRAM controller Verilog code comprehensive test after all. No cut-off pressure Password