当前位置:
首页 资源下载
搜索资源 - Verilog Source code
搜索资源列表
-
0下载:
Verilog source code for full subtractor module build with predefined nor gates.
-
-
1下载:
是用verilog写的FFt源码,通过编译基本是正确,希望对大家有所帮助-Is written FFt verilog source code, compile basic right, we want to help
-
-
0下载:
该文件是I2S 转 SPI的Verilog的源代码,可以在此基础上修改成自己的应用代码-The file is transferred SPI, I2S Verilog source code, you can change the basis of their application code into
-
-
0下载:
通过 UART 读写 SDRAM verilog 源代码
通过 UART 的接口发送命令来读写 SDRAM
命令格式如下:
00 02 0011 1111 2222
00: 写数据
02: 写个数
0011: 写地址
1111 2222: 写数据, 是 16 bit, 每写完一个数据,向串口发送 FF 回应;
输出: FF FF
01 03 0044
01: 读sdram
03: 读的个数
0044: 读的地址
输出: xxxx xx
-
-
0下载:
1602LCD液晶显示控制的verilog源码-1602LCD LCD verilog source code control
-
-
0下载:
this a simple Verilog source code for 4X1 mux.-this is a simple Verilog source code for 4X1 mux.
-
-
0下载:
stopwatch : verilog source code
-
-
0下载:
SPARTAN 3E 开发板驱动程序 Verilog源码 对于数字电路设计是很好的参考资料-SPARTAN 3E development board driver for digital circuit design, Verilog source code is a good reference
-
-
0下载:
伪随机二进制序列发生器的Verilog源码,带测试文件,并在FPGA开发板上成功验证-Pseudo-random binary sequence generator Verilog source code, with a test file, and successfully verified in FPGA development board
-
-
1下载:
这是很有用的VHDL和VERILOG 的源代码,我是买过的来的,觉得太有用了,特此共享,对于学习OFDM的人来说,是太难得了!-This is useful VHDL and VERILOG source code, I bought in the past, I feel so useful, and hereby share, for the people who study and OFDM, is too hard won!
-
-
1下载:
verilog source code and test bench of Adder Kogge Stone 32-Bit
-
-
0下载:
verilog source code for transpose buffer 8x8 matrics
-
-
0下载:
verilog source code for RGB YCrCb color converter
-
-
0下载:
这是关于VERILOG HDL的有限状态机的源码,大家参考参考,应该有好处的。-This is about VERILOG HDL source code for finite state machines, we refer to the reference, it should be good.
-
-
0下载:
Multiport SRAM verilog source code
-
-
0下载:
VERILOG source code of a H.264 baseline decoder.
-
-
0下载:
CSC RGB2YUV Verilog source code
-
-
0下载:
基于verilog的计时器源代码,可以通过编译-Verilog source code based on the timer, you can compile
-
-
0下载:
用verilog写的32位CPU源码,通过汇编语言可以实现加减乘除左移右移等运算。并且通过Lookahead算法提高了运算效率,大大节省了运算时间。通过ASC流程可以模拟出其内部电路结构。代码,过程文件,readme在文件夹中-Written by 32-bit CPU verilog source code, assembly language can be achieved through the addition, subtraction and other operations righ
-
-
0下载:
基于XILINX的XST3开发板的视频采集源码,代码详细,已经测试通过-XILINX' s XST3 development board based on the video capture source code in detail, has been tested
-
«
1
2
...
5
6
7
8
9
1011
12
13
14
15
...
50
»