当前位置：
首页 资源下载
搜索资源 - Verilog Source code
搜索资源列表
-
4下载：
看门狗的verilog源代码，项目的一部分，绝对正确，测试通过。-Watchdog of the Verilog source code, part of the project, is absolutely correct, the test.
-
-
1下载：
SPI总线接口的verilog源码，包含仿真模块modelsim 和 quartus 工程。本人测试通过。-SPI bus interface in verilog source code, including the simulation module modelsim and quartus project. I test.
-
-
0下载：
DE1/DE2CCD摄像头Verilog源代码。-DE1/DE2CCD camera Verilog source code.
-
-
0下载：
鼠标的verilog源代码 ,对初学者有很大帮助-Mouse Verilog source code, there is very helpful for beginners
-
-
0下载：
It s the verilog source code for AMBA APB 2.0 Slave
-
-
0下载：
在FPGA内，以查表方式实现频率直接合成器（DDS）功能。verilog源代码-In the FPGA in order to achieve the look-up table means the direct synthesizer frequency (DDS) feature. verilog source code
-
-
1下载：
SPI serial flash ROM的verilog源代码, 针对winbond W25x16,已经经过逻辑验证,并实际用在芯片设计中,作为一个模块,正常工作.-SPI serial flash ROM in verilog source code for winbond W25x16, logic has been verified, and actually used in chip design, as a module to work.
-
-
0下载：
已应用在北京某校园内的交通灯控制程序，可以自动控制，手动控制，可以输入设定时间等等。verilog源代码-Has been used in a Beijing campus traffic light control procedures can be automatic, manual control, you can enter the set-up time, etc.. verilog source code
-
-
0下载：
UART verilog 代码， 内置CPU接口方式，支持2线制和流控4线制。支持轮训和中断方式。-UART verilog source code
-
-
0下载：
it is a iic source verilog code with its testcase which can act only as master
-
-
1下载：
关于YUV转RGB的verilog源代码、说明文档和modelsin仿真，相信对大家一定有很大的帮助，我费了好长时间才找到的！-YUV to RGB on the verilog source code, documentation and modelsin simulation, we believe that there will be a great help, I spent a good long time to find it!
-
-
0下载：
一个apb总线控制8253的verilog源代码，符合标准的amba 2.0的总线规范-A apb bus control 8253 of the verilog source code, amba 2.0 standard bus specification
-
-
2下载：
在ModelSim或其他支持Verilog语言编译的环境中仿真可得GPS的P码及与卫星数据码调制后的波形，其中一个为源程序，另一个为测试程序-ModelSim or other support in the language Verilog simulation environment to compile available GPS P-code and code of satellite data after the modulation waveform, one for the sour
-
-
1下载：
全数字fsk调制解调的实现 verilog源码-All-digital realization of fsk modem verilog source code
-
-
0下载：
一个除3器的Verilog源码，用于视频解码器的熵解码部分。纯组合逻辑，大小和加法器差不多。-In addition to device a Verilog source code 3, the video decoder for entropy decoding part. Pure combinational logic, about the size and adder.
-
-
0下载：
verilog编写的LCD1602控制源代码，能够显示一串字符。-verilog source code written LCD1602 control, can display a string of characters.
-
-
0下载：
本文为verilog的源代码-In this paper, the source code for Verilog
-
-
1下载：
以太网10100M IP核Verilog源码(可综合)\以太网10-100M IP核Verilog源码，可综合-10100M IP Ethernet core Verilog source code (which can be integrated) \ 10-100M IP Ethernet core Verilog source code can be integrated
-
-
0下载：
2阶iir 2KHz陷波器Verilog源代码。-2-order iir 2KHz notch filter Verilog source code.
-
-
0下载：
Timer 8254 Verilog source code
-
«
1
2
3
4
56
7
8
9
10
...
50
»
