当前位置：
首页 资源下载
搜索资源 - Verilog verification
搜索资源列表
-
0下载：
用verilog语言编写的CLA_4文件。CLA_4是4位超前进位加法器的源代码，该代码验证后功能正确，读者可以自行编写testbench代码进行验证。-With verilog language CLA 4 files. CLA 4 is a four-ahead adder source code after the code verification function correctly, readers can write their own testbench code for ver
-
-
0下载：
官网下载的，经过板级验证的ddr control mt45v16m16p源代码，verilog语言设计，希望可以用到系统化设计。-Official website to download, through board-level verification ddr control mt45v16m16p source code, verilog language design, hoping to use systematic design.
-
-
0下载：
此代码是ADI公司的锁相频率合成芯片ADF4360配置程序，采用Verilog HDL语言编程，并且经过实验验证。-This code is ADI PLL frequency synthesizer chip ADF4360 configuration procedures, using Verilog HDL language programming, and after experimental verification.
-
-
1下载：
axi uvm vip, verification model -axi system verilog
-
-
1下载：
AXI4 verification and design using verilog.
-
-
1下载：
AVM（高级验证方法学）验证手册，是用SystemVerilog和SystemC两种语言实现的。(AVM (Advanced Verification Methodology) verification manual is implemented in system Verilog and system C.)
-
