搜索资源列表
ClockGen
- ClockGen code in VHDL for Xilinx Spartan 3E board
ADC
- xilinx spartan 3e上的A/D转换程序-xilinx spartan 3e A/D conversion process
dna_rd
- Xilinx Spartan-6 FPGA读取DNA数据并进行比较,产生比较结果信号输出。-Xilinx Spartan-6FPGA DNA data is read and compared, generate a comparison result signal output.
async_reset_dff
- 异步复位的D触发器 vhdl fpga xilinx spartan-3e-D flip flop async-reset vhdl fpga xilinx spartan-3e
S3EStarter_user-guide
- Xilinx Spartan-3E Starter Kit Board User Guide(中文用户手册)-Xilinx Spartan-3E Starter Kit Board User Guide
32_bit_mpu
- I got my semester project on IMPLEMENTATION OF 32 BIT MIPS processor and implementation on XILINX spartan 3e.i made thys code on verilog and includes LCD interfacing with the kit
based-on-Xilinx-PCIe-Core-DMA
- 1, 支持由板卡发起的DMA操作,既可以将板卡内的数据快速传输到PC,也可以将PC的数据读取到板卡内。DMA的可以通过PCIe的BAR0空间控制。 2, 利用Xilinx LogiCORE Endpoint Block Plus硬核,兼容Virtex 5、Virtex 6、Spartan 6系列。无缝支持PCIe x8、x4、x1速率 。 3, 在板卡的终端是标准的FIFO接口,可以接入各种形式的数据,例如AD采样数据,光纤数据,DA数据。 4, DriverStudio生成的
FPGA_Prototyping_Verilog
- 基于xilinx spartan 3的Verilog HDL开发详细的介绍以及实战,这本书没用枯燥的理论来讲述Verilog HDL而是用具体的芯片型号来演示Verilog HDL的强大-Development described in detail as well as actual combat, this book is useless boring theories about the Verilog HDL but with a specific chip model to demon
25c
- 基于xilinx spartan 3e 开发板的ATMEL 25c 系类EEPROM 接口程序。可以将EEPROM值读出并显示于LCD上。读取频率由DCM和内部分频器控制。读出结果可以自动和设定值(55AA 或AA55等)进行比对,并也在LCD上显示verify的结果。 通过switch可以选择连续读出整个存储空间,或是通过button按字节读取。-Based on the xilinx spartan 3e development boards of ATMEL 25c Department
93c
- 基于xilinx spartan 3e 开发板的ATMEL 93c系类(46 56 66)EEPROM 接口程序。可以将EEPROM值读出并显示于LCD上。读取频率由DCM控制。读出结果可以自动和设定值(55AA 或AA55等)进行比对,并也在LCD上显示verify的结果。 通过switch可以选择连续读出整个存储空间和组织模式(8bit 或16bit),通过button按字节读取。鄙人自己编写的,已通过上板测试-Xilinx spartan 3e development boards of
TS_i2c
- 基于xilinx spartan 3e 开发板的CAT34TS02 AT30TSE002B 等 带有温度传感器EEPROM 的TS 部分测试程序。通过串口写入数据和地址。按键控制从串口读出内部寄存器值,同时LCD予以16进制显示。 本人编写亲测。-Based on the xilinx spartan 3e development boards CAT34TS02 AT30TSE002B TS part of the test program with a temperature senso
2012-05-27-ADC-Light-Sensor-Avago-APDS-9005-020.z
- ADC Light Sensor Avago APDS-9005-020 VHDL solution running on a Xilinx Spartan 6: Reading out light intensity from an Avago APDS-9005-020 using an average DAC and two additional digital control lines.
BasysRevEBist
- basys板描述介绍信号发生器在科研以及生产实践领域有着广泛的应用。传统的信号发生器通常是通过 模拟电路的振荡、变换得到各种信号。由于模拟器件以及模拟电路自身的局限性,其发展已 经遇到了瓶颈。直接数字- kind of digital WaveGenerator and Oscilloscope based on tne BASYS experiment board which has a Xilinx Spartan-3E FPGA on it.This design can make
DigiClock_v1.0
- 多功能数字钟:包含默认模式、设置模式、闹钟模式和跑表模式。已在ISE10.1工具烧录成功,烧录开发板Xilinx Spartan 3 xc3s400 pq205 speed -4 开发板烧录成功-Multi-function digital clock: contains the default mode, setting mode, alarm mode and stopwatch mode. The source code has been successfully burned in IS
Xilinx-verilog
- xilinx培训源码及工程文件,给予spartan 3E开发板的!希望对初学者有所帮助-Xilinx training codes and project!! IT‘s worth to learn!!
Spartan-3E-Starter-User-Guide
- 本文档是XILINX公司生产的FPGA型号为Spartan-3E 芯片内部结构的详细介绍-This document is a XILINX company FPGA model the details of the internal structure of the Spartan-3E chip
calculator
- 基于赛灵思的spartan-3e开发板的语音智能计算器的设计,开发语言verilog,开发软件ISE,可以根据ucf文件理清引脚关系。应用者需要对开发板和fpga设计有一定的了解!-Development board based on Xilinx spartan-3e voice smart calculator design, development languages Verilog, developing software ISE, according to
DACtest
- Spartan 3E - DAC- VHDL. It is a vhdl code for Xilinx Spartan 3E fpga to run ADC and AMP on the board via SPI interface.
Extended-Spartan-3A
- FPGA资料与所用元器件的数据参考手册与应用指南2-Xilinx DS332 Spartan3
Xilinx-DS312-Spartan-3E-FPGA
- FPGA应用及所用元器件手册和应用指导和示例2-Xilinx DS312 Spartan-3E FPGA