搜索资源列表
stepper_motor_control_design_example
- 步进电机 VHDL 控制，整步 半步 细分 actel FPGA使用
cortexm1 VHDL 源码
- 基于ACTEL公司最新的FPGA 开发板 fusion系列的 处理器CORTEXM1的顶层文件
dual_RAM.rar
- actel fusion startkit FPGA开发板试验例程，可实现2k8的双口ram，实现数据存储，缓冲。包含verilog HDL 语言源码,actel fusion startkit FPGA development board test routines, can be realized 2k8' s dual-port ram, achieving data storage, buffer. Language source code contains the verilog
actel_fpga_FIFO
- actel FPGA的fifo使用说明，你也可以在周立功官网上下载的到，比较实用！-actel FPGA fifo instructions, you can also download form the www.zlgmcu.com !
Libra_ps2key_lcd.rar
- 用Verilog语言实现的PS2小键盘输入和1602 LCD显示的功能。无需修改，已经调试通过了。直接可以当成一个模块用于FPGA/CPLD系统开发过程。 这个代码是我在Libra环境下开发Actel FPGA时写的。,Verilog language using the PS2 keyboard and a small 1602 LCD display features. No changes have been adopted debugging. Directly as a module
ACTEL-FPGA-1602(Verilog)
- 1602液晶显示程序，用verilog写的！-1602 LCD program, written using verilog!
BCD_digit
- 基于Actel的VHDL编程，实现BCD功能源代码-Based on Actel
Static_PLL
- 静态pll实验程序，在actel的fusion系列FPGA中综合通过-Pll static experimental procedures, the fusion line in the Actel FPGA integrated through
DP_RAM_lab
- 用SmartGen 生成一个2k*8 Dual Port RAM，并通过串口发送数据初始化RAM。然后通过串口返回到上位机的串口调试程序显示。-SmartGen generated using a 2k* 8 Dual Port RAM, and sending data through the serial port to initialize RAM. And back through the serial port to the PC serial port debugger displ
A3P030FPGAl602LCD
- 利用actel公司的proasic3系列FPGA A3P030,VHDL编程,实现对LCD模块1602C的显示控制.已经调试通过.已经形成模版,可以进一步使用开发.-Actel companies use proasic3 series FPGA A3P030, VHDL programming, implementation of the LCD display control module 1602C.Has debugging. Has become the template, you c
my_and
- 此实验例程适用于Actel Flash架构的ProASIC3/E系列FPGA，适合于FPGA及Verilog HDL的初学者，配套EasyFPGA030开发套件。-Routine application of this experiment in the Actel Flash architecture ProASIC3/E series FPGA, fit in the FPGA and Verilog HDL for beginners and supporting development
core8051_lcd1602
- 基于Fusion系列AFS600的FPGA的51核，在板子上试过，可以对51核写1602的显示程序，就可以显示了，也可以写其他的51程序。-AFS600-based Fusion Series of FPGA 51 nuclear, tried on the board, you can write 1602 on 51 of the display of the nuclear program, we can show that we can process other 51.
RTC_Test_Top
- 用Actel公司的Fusion系列FPGA开发的RTC实验程序-With Actel' s Fusion Series FPGA development of experimental procedures RTC
hdl
- 用Actel公司的Fusion系列FPGA开发的LCD实验程序-Fusion with Actel s FPGA development series LCD Experimental procedures
spaceguide_PIB
- 本资料是从ACTEL得到的有关军品所有产品的选型手册。-Actel Space Guide
spaceguide_PIB200904
- 来自业界著名军品厂商ACTEL的军品选型手册-ACTEL SPACE GUIDE PB
A3P030_Comparator
- Actel的FPGA A3P030 做的数字比较起的源码-Actel FPGA A3P030 Comparator
uart
- 本程序的功能是实现串口通信，采用232传输协议，编码方式为8B/10B转换，即一位起始位，8位数据位，一位停止位，在actel Fusion系列开发板上得到验证，具有很强的通用性。本程序的编程语言为Verilog.-This procedure is to achieve the functions of serial communication, the transfer protocol is 232.The encoding protocol is 8B/10B , that is, a
clock
- 用verilog实现的数字钟，已经在ACTEL公司的A3P030的开发板上成功运行-Digital clock with Verilog , successfully ran on the board of ACTEL A3P030
UART_LCD
- 基于Actel的Fusion系列FPGA的UART串口，带FIFO-Based on Actel s Fusion Series of FPGA serial UART with FIFO