搜索资源列表
ashwin
- The arbiter block plays important role in the SoC shared bus communication. The masters on a SoC bus may issue requests simultaneously and hence an arbiter is required to decide which master is granted for bus access. Bus Arbiter plays a vital role i
AHBArbiter
- AMBA ahb总线协议的arbiter模块源代码，verilog编写，适合新手学习使用。-this is a code of AMBA AHB arbiter protocol in verilog
arbiter2
- The logic design of an efficient and fast round robin arbiter in Verilog or any other HDL language relies on the capability to find the next requestor to grant without losing cycles and with minimal logical stages. Using the fastest logic constructs
arb
- arbiter code for dual ported ram
verilog-arbiter.tar
- Verilog arbitrator for Wishbone R3 compliant bus
Router
- 5 Pin Router with Virtual Output Queues 32 bit arbiter optional encoder and decoder also included along with priority encoder-5 Pin Router with Virtual Output Queues 32 bit arbiter optional encoder and decoder also included along with priority encode
mpc6xx
- Worker thread to service arbiter mappings based on dev SKUs.
brcm-gisb-arb
- Broadcom GISB bus Arbiter controller.
vgaarbiter
- To use the vga arbiter char device it was implemented an API inside the libpciaccess library.
spmi-pmic-arb
- PMIC Arbiter configuration registers.
qcom-spmi-pmic-arb
- Qualcomm SPMI Controller (PMIC Arbiter).
ahb
- 基于AMBA2.0的AHB 总线，包括arbiter，decoder，Muxs2m,Muxm2s-Based AMBA2.0 the AHB bus, including the arbiter, decoder, Muxs2m, Muxm2s
shudianfangzhen
- 使用multisim设计的数电小实验 路灯控制电路 举重裁判表决器 开关报警电路-Use multisim design small number of electric street lighting control circuit weightlifting referee experiment arbiter switch alarm circuit
ArbiterRR
- Round Robin Arbiter vhdl
scalable_arbiter_latest.tar
- a scalable synchronous round-robin arbiter. The arbiter is designed to run at reasonable clock speed with up to hundreds of request lines, and it grants in just a few clock cycles.
ahb_system_generator_latest.tar
- AHB system generator. This file is a part of a system generator for AHB system. it is VHDL code for the AMBA arbiter.
verilog
- AHB BUS, Master Slave Arbiter,AHB System是由Master，Slave，Infrastructure 三部分所组成。-example-AHB BUS, Master Slave Arbiter
AMBA
- AMBA总线的Verilog语言模型，主要包括5个部分：AHB总线仲裁器，AHB-APB总线桥接器，AHB总线上从设备ROM模型-AMBA bus of ARM company, It mainly includes the following five parts: the AHB arbiter,AHB-APB bridge, AHB_Rom_Slave, AHB_Ram_Slave
Arbitration
- One common arbitration scheme is the simple priority arbiter. Each requester is assigned a fixed priority, and the grant is given to the active requester with the highest priority. For example, if the request vector into the arbiter is req[N-1:0], re
round_robin
- Round Robin priority arbiter