搜索资源列表
CPU
- 简单的cpu设计 实现简单功能 使用vhdl语言做的-vhdl cpu design
8-bitCPUinvhdl
- 8-bit cpu implemented using VHDL
CPU
- 介绍如何运用VHDL设计CPU。并且简单介绍了CPU的内部结构与功能-Describes how to use VHDL design CPU. And a brief introduction of the CPU' s internal structure and function
16-bit_cpu_design
- 详细介绍了如何设计一个简单的16位cpu.其中包含了从最基础的指令系统开始到最复杂的cu控制器的设计思路,方案.最后还介绍了一些有关vhdl语言的用法,并给出了具体的cpu部件的vhdl代码,从而帮助大家更为深刻的学习如何设计一个简单的cpu-Described in detail how to design a simple 16-bit cpu. Which contains the most basic instruction from the beginning to the most
CPUdesign
- 计算机组成原理实验多时钟周期CPU设计,包含VHDL代码的设计,实验电路图,实验详细截图。-Computer component experiments designed more CPU clock cycles, including VHDL code design, test circuit, test detailed screenshots.
fivevhdl
- 5中cpu的程序,包含arm4,arm6,arm7等程序,的verilog实现-5 cpu procedures, including arm4, arm6, arm7 and other procedures, the verilog implementation
memtest
- 在数字系统中,一般存在多个芯片,利用不同的特点用于实现不同的功能,一般都包含CPU,FPGA,AD,DA,memory,ASSP(专用标准模块),ASIC等。CPU用于进行智能控制,FPGA进行硬件算法处理和多设备接口,AD进行模数转换,DA进行数模转换,memory存储临时数据。因此,FPGA如何与其他芯片进行通讯是重要的设计内容。数据输入,数据输出,双向通讯,指令传递,地址管理,不同时钟的异步通讯问题等等都需要处理。最基本的MEMORY如SRAM(128KX8bbit静态存储器628128)
_8259A
- 8259A是专门为了对8085A和8086/8088进行中断控制而设计的芯片,它是可以用程序控制的中断控制器。单个的8259A能管理8级向量优先级中断。在不增加其他电路的情况下,最多可以级联成64级的向量优先级中断系统。8259A有多种工作方式,能用于各种系统。各种工作方式的设定是在初始化时通过软件进行的。 在总线控制器的控制下,8259A芯片可以处于编程状态和操作状态.编程状态是CPU使用IN或OUT指令对8259A芯片进行初始化编程的状态- 8259A is designed t
poc
- 连接CPU与外部器件printer的接口元件,用VHDL语言编写,可进行仿真-CPU and external devices connected printer interface components, with the VHDL language, can be simulated
CPU-to-VHDL
- CPU realization using VHDL CPU realization using VHDL-CPU realization using VHDLCPU realization using VHDLCPU realization using VHDL
Exp6_SPI_AD_DA
- 用VHDL在SOPC试验箱中实现DA_AD转换,用VHDL硬件描述语言实现处理器CPU-With VHDL SOPC test box in DA_AD realization, with VHDL language processor CPU hardware descr iption
Digital.Logic.And.Microprocessor.Design.With.VHDL.
- 设计数字电路和CPU的教程,使用VHDL语言。国外牛人写的书,很强大,很详细,英文原版电子书。-Digital.Logic.And.Microprocessor.Design.With.VHDL
cpudesignandreport
- 简单CPU VHDL实现 包含全部源码和报告-Simple CPU VHDL implementation and report that contains all the source code
Ethernet
- 简易以太网测试仪,连接CPU和传输物理层数据协议转换等-Ethernet
danzhouqiCPU
- VHDL单周期CPU设计,基于Quartus II 开发平台-VHDL single-cycle CPU design, Quartus II development platform based on
cpu
- 8位CISC模型计算机设计,包括加减法存储输出的运算-8-bit CISC model of computer design, including the addition and subtraction operations stored output
sdsdsd
- Cpu 8bit. Vorks good. Taking all instructions, sdo OR Xor and athor... Is registers
NET2
- This file with the wavelet transf Mallat implementation of wavelet Verilog hdl code modules for radi Modelsim 6.6 crack, can be used f A written using Verilog DDR2 cont Simple CPU VHDL implementation an Dual-port RAM design, usi
CPU-design
- 使用VHDL语言开发的CPU硬布线设计,在实验电路可以使用加法,和减法与或等简单操作-CPU using VHDL language development of hard-wired design, the circuit can be used in the experimental addition, and subtraction or other simple operations with
POC-Project
- 系统总线与打印机之间的借口:并行输出控制器POC的设计。涉及POC与CPU,POC与printer之间的握手操作。-Between the system bus and an excuse for the printer: parallel output controller POC design. Involved in POC and CPU, POC and the printer handshake between the operations.