搜索资源列表
Lab3
- This is stopwatch writen in Verilog HDL. Also there is code for 7-segment display decoder. I tested it on ALTERA de2-115 development and education board.
DE2_115_PS2_DEMO
- DE2-115开发板上的PS2针口程序，VHDL语言开发，QT2环境下可调式-PS2 pin port program the DE2-115 development board, VHDL language development, QT1 environment adjustable
DE2_115_NIOS_DEVICE_LED
- 基于NIOS开发环境下的LED灯综合程序，搭配使用QT2，开饭板为DE2-115-LED lights integrated program based on the NIOS development environment with QT1 dinner plate for the DE2-115
DE2_115_SD_Card_Audio_Player
- DE2-115开发板上可用的SD卡音频播放程序，代码亲测调试通过，开发环境使用QT2-The DE2-115 development board available SD card audio player, code pro-test through debugging, development environment QT2
DE2_115_IR
- DE2-115开发板上射频发射器IR程序，调试已通过，开发环境采用QT2-The DE2-115 development board RF transmitter IR program, commissioning through the development environment using QT2
DE2_115_TV
- DE2-115开发板TV摄像头成像程序，源码亲测可用，可加入边缘算法成像，实时显示轮廓，速度流畅-The DE2-115 development board TV camera imaging procedures, the pro-test in the source can be added to the edge algorithms imaging, real-time display contours, fast-paced
fre
- verilog hdl 开发的频率计，运行环境 DE2-115开发板，内有modelsim仿真用的testbench。RTL级代码-verilog hdl developed frequency meter, operating environment, the DE2-115 development board, modelsim simulation of the testbench. RTL-level code
DE2_115_CAMERA
- 这是TDRB—D5M应用于DE2-115板上的接口 本地VGA视频显示-This is TDRB-D5M applied to the DE2-115 interface board local VGA video display
DE2_115_IR
- 用FPGA DE2-115开发板实现红外IR的接受器，将接受结果用数码管显示-Infrared IR receiver FPGA DE2-115 development board will accept the results with digital display
or1200_sopc
- 用verilog语言编写的or1200+wishbone总线+串口uart+片上ram，最小系统soc。包括片上ram的软件系统（C语言编写）都有。但下载者要使用此系统需要很多工具链，搞soc的应该都装好了。 绝对原创！用quartusII11.0在Altera DE2-115上验证通过，Modelsim SE 6.5f仿真通过。-It s very strange for Chinese people communicating with each other in English. Ri
Function_clock_generate
- 基于FPGA实现的实时闹钟，在DE2—115开发板上通过验证，实现报时，定时，时间调整等功能-Based on verified DE2-115 development board FPGA to achieve real-time alarm, timekeeping, timing, time adjustment
ir
- 在DE2-115板子上的IR接受器的控制器（给予VHDL语言）！已在板子上调试通过，可以直接使用！-DE2-115 board IR receiver controller (given VHDL language)! Through debugging on the board, can be used directly!
Snacke
- 基于NiosII系统的可以在DE2-115板子上运行的吞食蛇游戏！（可以使用RS2键盘进行控制）-DE2-115 board NiosII system swallowed snake game! , (RS2 keyboard control)
blink
- State machine that blinks leds. Designed for Altera DE2-115 board.
uart_lcd
- 基于FPGA的UART通信，并用LCD(1602)显示通讯状态和通讯的数据。通过在ALTERA公司生产的DE2-115开发板上运行，证明此程序稳定可靠。时钟为50MHz，语言为VHDL,状态机。-FPGA-based UART communication, and LCD (1602) show the communication status and data communications. DE2-115 development board by ALTERA Company product
DE2_115_Audio
- DE2-115开发板音频录放verilog HDL代码-DE2-115 development board audio recorders verilog HDL code
DE2_115_NIOS_DEVICE_LED
- DE2-115开发板的LED灯设计 Verilog HDL语言编写-DE2-115 development board LED lamp design Verilog HDL language
DE2_115_NIOS_HOST_MOUSE_VGA
- DE2-115开发板的verilog HDL的VGA设计-DE2-115 development board VGA verilog HDL design
DE2_115_PS2_DEMO
- DE2-115开发板的PS2的Verilog HDL语言设计-The DE2-115 development board of the PS2 Verilog HDL language design
Character_LCD
- The 16x2 Character Display core facilitates communication with the 16￡2 Liquid Crystal Display (LCD) on Altera’s DE2/DE2-70/DE2-115 boards.