搜索资源列表
fir-filter
- fft的vhdl实现源代码，具体的有心情有兴趣的可以自己下载下来看下，因为我也是在入门中不懂。-fft verilog HDL
FIR
- This FIR code wriiten in VHDL. This is 16 bit FIR tested on Spartan 3E kit-This is FIR code wriiten in VHDL. This is 16 bit FIR tested on Spartan 3E kit
VHDL
- 基于FPGA的IIR滤波器的各模块VHDL程序- such as in science and project technique. Compared with FIR digital filter, IIR digital filter can get high selectivity with low factorial.
26352153-VHDL-Coding-for-FIR-Filter
- VHDL filter design powerpoint
FIR---ALEX
- Filter c language, better validation, able to run the filter C language-FIR filter VHDL, you can use, though a bit......
VHDL
- 这个是基于一下的要求设计的：1、输入输出数据宽度为12位， 2、阶数为4阶段线性相位FIR滤波器， 3、类型为：低通。-This is based on what the requirements of the design: an input and output data width is 12, 2, the order of the four stages of linear phase FIR filters, 3, type: low pass
designing-of-FIR-filer-based-on-FPGA
- 该文件是基于FPGA设计FIR滤波器设计的VHDL语言代码。-designing of FIR filer based on FPGA
FIR
- an FIR code which is writen in vhdl. this entity has clk and reseet inputs, and the filter output is provided as well. the coefficients of the filter are passed using a set of constants.
FIR
- fir数字滤波器，VHDL语言编程，先通过MATLAB计算得到参数。-fir digital filter VHDL language programming, first obtained by MATLAB calculated parameters.
fir
- 利用VHDL和Verilog HDL语言实现FIR滤波器-Using VHDL and Verilog HDL language to realize FIR filter
fir
- 该程序实现了一个FIR滤波加速器，该程序在FPGA板上开发，通过使用VHDL语言来定义RS232端口的使用-design a FIR Filter Accelerator based on FPGA board and RS232 interface using VHDL language.
fir
- 本历程是用 VHDL实现fir滤波器cds算法的历程，熟悉CDSsuanfa -This process is to achieve fir filter algorithm cds course, familiar with CDSsuanfa
FIR-filter-vhdl
- FIR数字滤波器设计，用VHDL来实现，用quarsII软件实现其功能-FIR FILTER vhdl
FIR-filter
- VHDL设计的FIR滤波器，由3个文件组成：FIR.VHD、PACK.VHD和signed.vhd。testfir.vhd为测试平台。-VHDL designed FIR filters, composed by the three documents: FIR.VHD, PACK.VHD and signed.vhd. The testfir.vhd is a testbench.
FIR
- 用VHDL语言写的FIR滤波器，简单易懂，拿来直接用，10节窗函数法带通滤波器-Write VHDL FIR filter, easy to understand, be used directly, 10 bandpass filter window function method
fir-ip-vhdl
- altera quartus fir ip核 vhdl程序 含测试文件-altera quartus fir ip nuclear vhdl program including test files
FIR-FILTER
- FIR filter LUT based in vhdl
FIR
- 用VHDL写的FIR滤波器，前端有DDS产生波源-Write VHDL FIR filter, front end DDS generated wave source
1.High-Speed-FPGA-Implementation-of-FIR-Filter-fo
- related to VHDL language project
Ref-exstfir-VHDL-Code
- code for an fir filter of n length order with different multipliers and adders