当前位置:
首页 资源下载
搜索资源 - modulation verilog
搜索资源列表
-
0下载:
基于verilog的2fsk调制的程序,调试通过,有需要可以下载来参考
-Based verilog of 2fsk modulation process, debugging through, there is a need to download reference
-
-
0下载:
基于verilog的16qam调制的程序,调试通过,有需要可以下载来参考-Based verilog of 16qam modulation process, debugging through, there is a need to download reference
-
-
0下载:
基于verilog的16qam调制的程序,调试通过,有需要可以下载来参考,基于ISE软件-Based verilog of 16qam modulation process, debugging through, there is a need to download reference
-
-
1下载:
利用FPGA实现QPSK数字调制。编程采用Verilog HDL语言。-By using the FPGA realization of QPSK digital modulation. Use Verilog HDL language programming.
-
-
2下载:
GMSK文件里面是一些关于GMSK和直接序列扩频综合实现的论文,包含MATLAB和Verilog实现方法。
GMSK_matlab文件里是GMSK调制和1bit差分解调的MATLAB实现程序。里面有信噪比为-10~12dB时,运行好的误码率数据mat文件,可直接出图。-GMSK file includes the paper about GMSK modulation and demodulation.
GMSK_matlab file includes the matlab code
-
-
0下载:
ASK调制信号的verilog VHL设计,在ise中实现了ASK信号的调制解调。-ASK modulation signal verilog VHL design, in ise to achieve the ASK signal modulation and demodulation.
-
-
0下载:
调制信号后4倍内插的verilog代码,用于基带成型滤波器输入数据-4 times after modulation signal interpolation verilog code, used to baseband shaping filter input data
-
-
0下载:
通过设置时钟实现脉冲宽度调制的verilog代码及测试(By setting the clock to achieve pulse width modulation of the Verilog code and test)
-
-
0下载:
用Verilog实现的脉冲宽度调制程序,在quartus平台上测试成功。(Using Verilog implementation of pulse width modulation, in quartus platform test successfully.)
-
-
1下载:
使用Verilog HDL ,FM调制信号。(Using Verilog, HDL, and FM modulation signals.)
-
-
0下载:
程序实现一种FSK调制,语言为verilog。(Program to achieve a FSK modulation, the language is verilog.)
-
-
0下载:
能够实现一种ASK的调制方法,语言为verilog(Can achieve a modulation method of ASK, the language is Verilog)
-
-
0下载:
用Verilog语言 在 Quarters 平台 实现FSK调制与解调(The realization of FSK modulation and demodulation on the Quarters platform in Verilog language)
-
-
0下载:
ASK调制,verilog VHDL 编程语言实现,其中带有仿真文件(ASK modulation signal)
-
-
2下载:
基于verilog编写的MSK调制程序,modsim仿真波形正确(Verilog based MSK modulation program written, modsim simulation waveform correct)
-
-
1下载:
利用verilog语言实现正弦脉宽调制,经过调试可行(Using Verilog language to realize sinusoidal pulse width modulation)
-