搜索资源列表
verilog
- 各种基础的Verilog hdl实验的实验报告,包括D触发器,移位寄存器,选择器,译码器等等,有很详细的操作步骤,对于初学者很有用。-All based on Verilog hdl experiments are reported, including the D flip-flops, shift registers, selectors, decoders, etc., there are detailed steps, useful for beginners.
SPI
- design and implement a digital system on the Altera NIOS board which will read an analogue input using MicroChip’s SPI MCP3202 12-Bit A/D converter. The 8 most significant bits of the converted data will be displayed on two seven segments of the NIOS
Realization_of_FPGA_for_LDPC_encoding
- 低密度奇偶校验码(简称LDPC码)是目前距离香农限最近的一种线性纠错码,它的直接编码运算量较大,通常具有码长的二次方复杂度.为此,利用有效的校验矩阵,来降低编码的复杂度,同时研究利用大规模集成电路实现LDPC码的编码.在ISE 8.2软件平台上采用基于FPGA的Verilog HDL语言实现了有效的编码过程,为LDPC码的硬件实现和实际应用提供了依据-Abstract:Low.density parity·check code(LDPC code)is a kind of linear eror
8X8LED_verilog_fpga
- 8*8的LED 用VERILOG 写的FPGA,程序,这可是用在最近的项目中,下载用在最近的项目中,请标明出处!-8* 8 LED written with VERILOG FPGA, procedures, and this is used in a recent project, download used in recent projects, please credit!
verilog
- 带同步清0、同步置1的D触发器,可以实现D触发器-0 with synchronous clear, synchronous set 1 D flip-flop, D flip-flop can be achieved
graph-acceleration-verilog
- 2D图形加速,里面有串口模块。可以综合,为本人毕业设计。-2D graphics acceleration, which has the serial port module. Can be integrated, as my graduation project.
verilog
- Verilog学习例程:4位二进制数的乘法器、5分频器、8位数据寄存器、8位移位寄存器、边沿D触发起门级设计、边沿D触发器行为级设计、同步计数器、异步计数器-Verilog learning routines: 4-bit binary number multiplier, 5 dividers, 8-bit data registers, 8-bit shift register, edge-triggered D gate-level design, level design edge D
D-flip-flop
- Verilog的简单D触发器设计-Simple D flip-flop in Verilog design
The-D-flip-flop
- D触发器的Verilog硬件语言实现,开发环境是ModelSim-The D flip-flop of the Verilog hardware language development environment is ModelSim
flipflop_d
- Xilinx Verilog D触发器 绝对好用-Xilinx Verilog D flip-flop is absolutely easy
dff-n-d-latch
- Dlatch and D Flipflp code with testbench in Verilog
Verilog-HDL-based-signal-generator
- 应用Verilog进行编写四种波形发生的程序,并结合DE2板与DVCC实验板上的D/A转换器在示波器显示出波形。初步了解Verilog的编程及DE2板的应用,加强对其的实际应用操作能力。-Verilog waveform application process for the preparation of the four occurred, combined with D DE2 board and DVCC experimental board/A converter in the osci
DLL-verilog
- verilog model of a D-verilog model of a DLL
Verilog-codes-on-various-logical-functions
- Useful verilog programs on various logical functions like D Flip-Flop, DSP butterfly unit, Multiplexers, etc.
8_1
- 一个具有置位、复位、左移和右移功能的八位移位寄存器/“01011010”序列检测器。移位寄存器电路端口为:异步清零输入端口rst,输入时钟clk,置数判断输入端口load,移位类型判断输入端口m,数据输入端口data[7:0],输出端口q[7:0]。序列检测器电路端口为:异步清零输入端口rst,输入时钟clk,串行数据输入端口d,输出标志端口s。(A eight bit shift register / 01011010 sequence detector with set, reset, le
shiyanjiu
- 学习verilog时写的D触发器实验代码(D flip-flop experimental code written when learning Verilog)
shiyan9
- 学习verilog时写的D触发器源代码,供大家参考(D flip-flop experimental code written when learning Verilog)
buffer
- Hi iam Ramana a research scholar,doing my phd from sathyabama university. Title: Designa video codec h.264 processor using verilog hdl. i request you to send video codec H.264 on Verilog hdl. regards D Ramana, M.Tech(Ph.D) SATHYABAMA
2_FFs
- Flipflop with all possible combination verilog
New folder
- verilog codes for counter,d flipflop,fibonacci series,prime numbers,top.