搜索资源列表
divider
- 用verilog实现一个被除数位8位、除数为4位的高效除法器-Verilog to achieve a dividend of 8, division by four efficient divider
verilog_fenpin
- verilog分频 verilog分频 verilog分频 -Divide Divide verilog verilog verilog verilog divider divider divider verilog verilog divider
divider
- 位数可以任意修改的除法器,本人亲自测试,可以使用,效率和使用资源都是很少的-its a very good divider based on Verilog HDL
verilog
- verilog分频程序,适合初学者,任意分频!-divider verilog procedures, suitable for beginners, arbitrary frequency!
fen-pin-Verilog(2013-06-25-09.54.41)
- 任意小数分频,适用于对精确度要求不高的代码中-Any fractional divider, suitable for less demanding precision code
Clock-Divider
- this verilog program, Clock Divider, can be compiled successfully by Altera and ModelSIM.
frequency-divider
- 用VERILOG 语言写的数控分频器,可能输入时钟信号实现任意整数倍的分频,-NC divider, with the words written in VERILOG HDL, can achieve any integer multiple of the input clock frequency, contains the entire project file.
divider
- fpga verilog入门经典系列完整版,下载即用:分频器-fpga verilog
8-bit-ALU-with-a-Newton-Raphson-Divider
- 8-bit ALU with a Newton-Raphson Divider Using Verilog
DIVIDER
- M进制计数器 verilog code for divider-verilog code for divider verilog code for dividerverilog code for divider
CLK_div
- 用verilog写的分频器,包括16分频,8分频,4分频,2分频等,代码简单,效率高,个人感觉很实用且对初学者很有帮助-Written in verilog divider, including 16 points frequency, frequency eight points, 4 points frequency, frequency division 2, etc., the code is simple, high efficiency, personal feeling is ve
Verilog-HDL
- 本课程设计在EDA开发平台上利用Verilog HDL语言设计数控分频器电路,利用数控分频的原理设计乐曲硬件演奏电路,并定制LPM-ROM存储音乐数据,-This course is designed to take advantage of the EDA Verilog HDL language development platform NC divider circuit design, the use of CNC dividing principles music playing ha
divider
- 用Verilog实现的除法器,通过了编译和测试,可以放心使用。-Divider implemented using Verilog, by compiling and testing, you can rest assured that use.
divider
- 输出任意频率的分频器,使用verilog语言实现-The divider wright using verilog
Frequency-divider
- 利用Verilog设计的在停车场情况下的模拟的分频器和计数器的代码-The use of Verilog design in the parking lot in case of analog frequency divider and counter code
divider-achieved-by-verilog
- 该代码用Verilog语言实现了分频功能,主要实现对输入时钟的54分频,已通过仿真验证。-The code in Verilog realize the crossover functions, the main achievement of the input clock frequency of 54 minutes, has been verified by simulation.
7_1
- 电路端口为:异步清零输入端口rst,输入时钟clk_in,输出时钟clk_out。并分别采用两种以上的方法实现。(Frequency divider circuit port is: Asynchronous Clear input port rst, input clock clk_in, output clock clk_out. And use two or more methods to achieve.)
verilog_PLL
- 全数字锁相环的verilog源代码,包括鉴相器,K变摸可逆计数器,加减脉冲器和N分频器。已经仿真实现。(All digital phase-locked loop Verilog source code, including phase discriminator, K variable touch reversible counter, add and subtract pulse and N frequency divider. Have been implemented by simula
fenpin
- 用verilog语言设计了一个分频器,晶振频率为50MHz(A frequency divider is designed in Verilog language. The frequency of crystal oscillator is 50MHz)
各种基础module打包下载全集
- 例如分频器,alu,ram的verilog实现(The implementation of divider, alu, ram etc. in verilog)