搜索资源列表
filter
- verilog implementation of structural FIR filter. Contains testbench, including sample data and coefficients.
CHANNEL_ESTIMATION_PROJECT
- 基于 quartus 2 的 lte 信道估计verilog hdl代码 只有功能仿真 时序仿真自己加sdc文件并且调整testbench的clk才能做出来-Estimated Verilog HDL code based Quartus lte channel only functional simulation timing simulation plus sdc file and adjust the testbench clk to do it
Verilog1
- 实现了cic分频功能,分频系数D可变2~32,代码用verilog编写,其中输入数据写入主程序中,便于后人testbench的编写-Cic divide divider coefficient D variable from 2 to 32, the code is written in verilog input data is written to the main program, to facilitate future generations testbench preparation
7-to-3
- 写出七到三化简表达式并用verilog实现,与传统全加做比较。(内含testbench)-Write seven to three simplification expression verilog achieve, compared with the traditional full. (Including testbench)
sync-and-asyn_FIFO_verilog
- 同步与异步FIFO的verilog实现,包括源代码,testbench,测试以及综合通过,还有相关参考资料-Synchronous and asynchronous FIFO verilog achieve, including source code, testbench, test and integrated through, as well as related references
cordic_pipelined
- CORDIC算法的流水线verilog HDL实现,包含modelsim仿真所需的设计文件与testbench。-This is an implementation of CORDIC algorithm in verilog HDL, which contains design code and testbench.
ahbTestbench_obf
- Verilog AHB Testbench
LED8x8
- 8x8点阵的verilog实现,包含仿真testbench,和仿真的波形图-8x8 dot matrix verilog achieve, including simulation testbench, and simulation waveforms
FIR_FILTER
- FIR滤波器的verilog实现,包含testbench,以及设计文档,文档里面详细介绍了滤波器系数的求取-FIR filter verilog implementation, including testbench, and the design document, the document which details the filter coefficients to strike
xiaoshu
- 基于Verilog的小数分频,带testbench,可直接modelsim仿真-Verilog-based fractional divider with testbench, modelsim simulation can be directly
one-key-multifunction_verilog
- 采用FPGA来实现的一键多能算法,Verilog 编码,包含testbench,有详细的解释说明。-Using FPGA to implement one key multifunction algorithm, Verilog coding, including testbench, a detailed explanation.
CRC_Tst
- 关于CRC的发射,以及接受的验证,用Verilog实现,包含testbench验证-About CRC launch, as well as acceptable verification, using Verilog implementation, including verification testbench
ethenete
- 基于verilog的三速以太网源程序,文件中包含源程序和测试程序。-tri_model ethernet source code based on vhdl languange, include source code and testbench in the file.
DCT_IP_Testbench
- 一个DCT变换的完整IP,基于Verilog编写,同时包括完成的testbench,方便模块的仿真和测试。-DCT transform a complete IP, based on Verilog prepared, including both complete testbench, convenient module simulation and testing.
spi_vmm1.2
- VMM1.2的SPI示例代码,介绍各个验证组件的功能和用法。Verilog编写,使用VCS仿真-The example SPI testbench code of the VMM1.2
Fsm
- 基于verilog的FSM设计,设计“101001”的序列检测器;包括testbench文件-The FSM based verilog design, design " 101001" sequence detector including testbench files
dff-n-d-latch
- Dlatch and D Flipflp code with testbench in Verilog
24
- 基于6M晶振FPGA的篮球24秒计时器verilog HDL代码,附testbench-Verilog HDL code for FPGA-based 6M crystal basketball 24 seconds timer, with testbench
adder
- 包含32位有无符号数的加减法,verilog语言描述,加法器分别采用行为级描述、行波进位、平方根进位三种描述方法,并有简单的testbench-32bits adder with addition and subtraction function. verilog HDL language . three kinds of implementations: adder behavioral descr iption, ripple carry, the square root of the ca
syncram
- verilog rtl and testbench code for single port sync ram