搜索资源列表
MD5(verilog)
- MD5算法的verilog实现,同时包含有testbench。-Verilog of MD5 algorithm is realized, includes testbench at the same time .
148个verilog hdl小程序(有很多testbench)——
- 148个verilog hdl小程序(有很多testbench)——.-148 Verilog HDL small programs (many testbench) from Part
VerilogHDLTestBenchPrimer
- 讲解Verilog 的testbench的书写方法。-on Verilog testbench writing.
verilog_testbench_preliminary
- verilog testbench preliminary,很有用的-verilog testbench preliminary, very useful
verilog
- 一个桶形移位寄存器的.v文件,含testbench
verilog
- 一个简单状态机的.v文件,含testbench
16QAM_verilog 使用Verilog实现全数字的16QAM调制器
- 使用Verilog实现全数字的16QAM调制器,假设载波的频率为1MHz,数据比特率为100kbit/s.包括源代码和testbench-use verilog to realize 16qam,carrier frequency is 1MHz,data rate is 100kbit/s.including source code and testbench
sha-1.rar
- 本算法基于leon2协处理器接口标准,内含testbench,在modelsim中仿真通过,在ise9.2中综合及后仿真通过。,The algorithm is based on the leon2 co-processor interface standard, including testbench, ModelSim simulation in the adoption, in ise9.2 integrated and adopted after the simulation.
FPGA-PCI.rar
- 基于FPGA的PCI接口源代码及Testbench Verilog程序代码,fpag pci
pn_generator.rar
- FPGA实现pn发生器,Verilog代码实现,另带modlesim的仿真测试文件,很有价值。,FPGA realization of pn generator, Verilog code, and the other with the simulation test modlesim documents of great value.
rom_des
- DES 加密算法的VHDL和VERILOG 源程序及其TESTBENCH。-VHDL and VERILOG sourcecode and TESTBENCH of DES encrypting algorithm
Altera_DDR_controller_core
- Altera DDR SDRAM控制器完整Verilog代码包,包括Verilog源代码,Doc说明文档,仿真DDR芯片模型,仿真testbench等-Altera DDR SDRAM Controller. Verilog source codes, descr iption documents, DDR verilog model and simulation testbench are all included.
verilog--maopao-paixu
- 用verilog实现的冒泡排序法 ,有testbench-Implemented using verilog bubble sort, there is testbench
mp3decoder
- verilog实现mp3解码程序,包括testbench-mp3 decoder verilog implementation procedures, including the testbench
spi_verilog
- SPI协议Verilog HDL程序,内含testbench 文件
Chapter6-9
- 第六章到第九章的代码 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例
ads1278
- AD1278的接口程序,Verilog的。包含TESTBENCH,仿真通过。尚未在硬件上调试。-the interface between fpga and ad1278,contain testbench.
SPI_FireWall
- verilog spi file with testbench
VCchuankou
- verilog ADPLL file with testbench
verilog
- 8位计数器,可以实现计数器的相关功能,内涵verilog文件和testbench文件(8 bits counter,include v and testbech files ,has the ability of 8 bits counter)