搜索资源列表
trafficlight
- 本课程设计侧重于逻辑电路设计同时采用VHDL硬件描述语言辅助完成对十字路口交通灯的功能仿真。在设计过程中,重点探讨了交通灯控制系统的设计思路和功能模块的划分,对设计过程中出现的问题详细进行。系统主要由四个模块组成:时钟分频模块、交通灯的控制及计时模块、扫描显示译码模块。-This course is designed to focus on the logic design using VHDL hardware descr iption language at the same time as
shuzizhong
- 基于VHDL语言的数字钟,有元件例化,修改时钟功能 Quartus II平台-VHDL language based digital clock, there are component instantiation, modify clock function Quartus II platform
my_clock01
- 用VHDL语言实现电子钟功能,用不同模块按时分秒显示-To achieve the electronic clock function with VHDL language
d_clock
- 基于QUARTUSII,电子时钟,可用,VHDL以及原理图。-Based QUARTUSII, electronic clock, available, VHDL and schematic.
JiShuQi
- 实现了一个秒表计数器,输入为2MHZ时钟,使用VHDL语言实现-It implements a stopwatch counter input 2MHZ clock, using VHDL language
EDA
- EDA实验程序:60进制,数字钟 ,表决器 包括VHDL语言和图的连线-EDA experimental procedure: 60 binary, digital clock, voting Including connection VHDL language and graphs
cpld
- CPLD与电子CAD报告 VHDL中的并行语句、进程 信号、变量、顺序语句 分频器、计数器、译码器、状态机 数字钟综合设计-CPLD and VHDL electronic CAD report in parallel statement, the process signals, variables, sequential statements divider, counter, decoder, an integrated digital clock state machine des
clk_div
- Clock divider in VHDL.
digital-frequency-meter
- 1.用VHDL完成12位十进制数字频率计的设计及仿真。 2.频率测量范围:1Hz∼ 10KHz,分成两个频段,即1∼ 999Hz,1KHz∼ 10KHz,用三位数码管显示测量频率,用LED显示表示单位,如亮绿灯表示Hz,亮红灯表示KHz。 3.具有自动校验和测量两种功能,即能用标准时钟校验、测量精度。 4.具有超量程报警功能,在超出目前量程档的测量范围时,发出灯光和音响信号。 -1. VHDL design and simulation comple
0714
- 这是一个简单的基于VHDL的初学者编写的功能丰富的电子钟.-This is a simple VHDL based program for beginners to write a rich electronic clock.
szz
- 基于CPLD的数字钟,用VHDL语言编写,数码管显示,可调时调分,具有整点报时功能。-CPLD-based digital clock, using VHDL language, the digital display, an adjustable transfer points, the whole point timekeeping function.
VHDL_doc
- VHDL入门的程序,包括数码管显示,交通灯的实现,多功能数字钟,数字频率计等-VHDL entry procedures, including digital display, realize traffic lights, multifunction digital clock, digital frequency meter, etc.
RTC
- Implementation of Real Time Clock in VHDL coding. It can be implemented in XILINX305E FPGA kit.
FPGA
- 数字钟的VHDL语言程序,包含了好几个模块,是毕业设计的优秀程序,值得下载!-VHDL language program of digital clock, contains several modules, is an excellent program, graduation design is worth to download!
Dchufaqi
- VHDL实现D触发器包括上升沿触发,下降沿触发,时钟触发-VHDL realize D flip-flop including rising along the trigger, falling edge trigger, triggered the clock
Pulse-Generator-Final-Zip
- A VHDL pulse generator that generates customizable square wave pulses on an arbitrary number of channels. Controlled by UART communication through serial port. Tuned for 5ns period clock signal. The pulse width and delay of each channel is fully
Read_SPI_ADC
- This VHDL code takes a clock, reset, Capture_EN and SPI data LT2315 ADC and generates SPI_CLK and SPI_nCS of it and reads 12-bit serial data ADC and returns 12-bit parallel data.-This VHDL code takes a clock, reset, Capture_EN and SPI data LT2315 AD
shiyan2
- 含异步清0和同步时钟使能的加法计数器的设计,可以从0加到99,使用VHDL语言-Cleared containing asynchronous and synchronous clock enable the addition of counter design, added to 99 can range 0, the use of VHDL language
sycclk
- it s modul of clock in fpga vhdl where the cycle is 25 MHz enjoy
yiweijicunqi
- 使用并置“&”法写出通用移位寄存器的VHDL模型。在时钟控制下将输入数据寄存,在满足输出条件时输出数据。-Use and set & method common shift register to write VHDL models. Under clock control the input data registers, the output data in the output condition is satisfied.